SYLLABUS

(With effect from 2023-24)



(ಶೈಕ್ಷಣಿಕ ವರ್ಷ 2023-24)

Bachelor Degree In **Electronics & Communication Engineering**

V & VI Semester

Out Come Based Education With Choice Based Credit System

[National Education Policy Scheme]



P.E.S. College of Engineering, Mandya - 571 401, Karnataka

[An Autonomous Institution affiliated to VTU, Belagavi, *Grant – in – Aid Institution (Government of Karnataka),* Accredited by NBA (All UG Programs), NAAC and Approved by AICTE, New Delhi]

ಪಿ.ಇ.ಎಸ್. ತಾಂತ್ರಿಕ ಮಹಾವಿದ್ಯಾಲಯ ಮಂಡ್ಯ-571 401, ಕರ್ನಾಟಕ

(ವಿ.ಟಿ.ಯು, ಬೆಳಗಾವಿ ಅಡಿಯಲ್ಲಿನ ಸ್ವಾಯತ್ತ ಸಂಸ್ಥೆ)

Ph: 08232- 220043, Fax: 08232 - 222075, Web: www.pescemandya.org



VISION

"PESCE shall be a leading institution imparting quality Engineering and Management education developing creative and socially responsible professionals."

MISSION

- Provide state of the art infrastructure, motivate the faculty to be proficient in their field of specialization and adopt best teaching-learning practices.
- Impart engineering and managerial skills through competent and committed faculty using outcome based educational curriculum.
- Inculcate professional ethics, leadership qualities and entrepreneurial skills to meet the societal needs.
- > Promote research, product development and industry-institution interaction.

QUALITY POLICY

Highly committed in providing quality, concurrent technical education and continuously striving to meet expectations of stake holders.

CORE VALUES

Professionalism Empathy Synergy Commitment Ethics



Department of Electronics and Communication Engineering

The department of Electronics and Communication Engineering was incepted in 1967 with an undergraduate program in Electronics and Communication Engineering. Initially, the program had an intake of 60 students, which increased to 120 in 2012, and further increased to 180 in 2019. Almost 200 students graduate every year, and the long journey of 50 years has seen satisfactory contributions to society, the nation, and the world. The alumni of this department have a strong global presence, making their alma mater proud in every sector they represent.

The department started its PG program in 2012 in the specializations of VLSI design and embedded systems. Equipped with well qualified and dedicated faculty, the department has a focus on VLSI design, embedded systems, and image processing. The quality of teaching and training has yielded a high growth rate of placement at various organizations. The large number of candidates pursuing research programs (M.Sc. and Ph.D.) is a true testimonial to the research potential of the department. The department is recognized as a research centre by VTU, and Mysore University offers a part-time and full-time Ph.D. Program.

Vision

The department of E & C would endeavour to create a pool of Engineers who would be extremely competent technically, ethically strong also fulfil their obligation in terms of social responsibility.

Mission

- M1: Adopt the best pedagogical methods and provide the best facility, infrastructure and an ambience Conducive to imbibe technical knowledge and practicing ethics.
- M2: Group and individual exercises to inculcate habit of analytical and strategic thinking to help the Students to develop creative thinking and instil team skills
- M3: MoUs and Sponsored projects with industry and R & D organizations for collaborative learning
- M4: Enabling and encouraging students for continuing education and moulding them for lifelong Learning process

Program Educational Objectives (PEOs)

- **PEO1:** Graduates to exhibit knowledge in mathematics, engineering fundamentals applied to Electronics and Communication Engineering for professional achievement in industry, research and academia
- **PEO2:** Graduates to identify, analyse and apply engineering concepts for design of Electronics and Communication Engineering systems and demonstrate multidisciplinary expertise to handle societal needs and meet contemporary requirements
- **PEO3:** Graduates to perform with leadership qualities, team spirit, management skills, attitude and ethics need for successful career, sustained learning and entrepreneurship.



Program Outcomes (POs)

- **Engineering knowledge:** Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
- **Problem analysis:** Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
- **Design/development of solutions:** Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
- **Conduct investigations of complex problems:** Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
- **Modern tool usage:** Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.
- **The engineer and society:** Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
- **Environment and sustainability:** Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
- **Ethics:** Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
- **Individual and team work:** Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
- **Communication:** Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
- **Project management and finance:** Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
- Life-long learning: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

Program Specific Outcomes (PSOs)

Electronics and Communication Engineering Graduates will be able to

- **PSO1:** An ability to understand the basic concepts in Electronics and Communication Engineering and to apply them in the design and implementation of Electronics and Communication Systems.
- **PSO2:** An ability to solve complex problems in Electronics and Communication Engineering, using latest hardware and software tools, along with analytical skills to arrive at appropriate solutions.



P.E.S. College of Engineering, Mandya

Department of Electronics & Communication Engineering

	Bachelor of Engineering (V –Semester)										
Sl.	Course Code	Course Title	Teaching	Hrs / Week		Credits	Examination Marks				
No.	Course Coue	Course Three	Department	L	T* P PJ		Creuits	CIE	SEE	Total	
1	P21 EC 501	Innovation Entrepreneurship and Management	EC	3	-	-	-	3	50	50	100
2	P21 EC 502	Digital CMOS VLSI Design	EC	3	-	-	-	3	50	50	100
3	P21 EC 503X	Professional Elective Course - I	EC	3	-	-	-	3	50	50	100
4	P21 EC 504	Digital Signal Processing	EC	3	-	2	-	4	50	50	100
5	P21 ECO505X	Open Elective – I	EC	3	-	-	-	3	50	50	100
6	P21 EC L506	Circuit Simulation Laboratory	EC	-	-	2	-	1	50	50	100
7	P21INT507	Internship - II	EC	-	-	-	-	2	-	100	100
8	P21HSMC508	Employability Enhancement Skills – V	HSMC	1	-	-	-	1	50	50	100
9	P21UHV509	Social Connect and Responsibility EC 1 - -						1	50	50	100
	Total 21										

Professional Elective Course – I (P21EC503X)						
Course Code	Course Title					
P21EC5031	Fundamentals of object oriented Language					
P21EC5051	and Database Concepts					
P21EC5032	System Verilog					
P21EC5033	Control System					
P21EC5034	ARM Processors					

Open Elective – I(P21ECO505X)						
Course Code	Course Title					
P21EC 05051	E-Waste Management					
P21EC 05052	Principles of Communication Systems					
P21EC 05053	Biometrics					
P21EC 05054	Sensors and IOT					

	Bachelor of Engineering (VI –Semester)										
Sl.	Course Code	Course Title	Teaching	Hı	Hrs / Week			Credits	Examination Marks		
No.	Course Code	Course Thie	Department	L	T*	Р	PJ	Creans	CIE	SEE	Total
1	P21EC601	Analog CMOS VLSI Design	EC	3	-	-	-	3	50	50	100
2	P21EC602X	Professional Elective Course – II	EC	3	-	I	-	3	50	50	100
3	P21EC603X	Professional Elective Course - III	EC	3	-	-	-	3	50	50	100
4	P21EC604	Microwave and Antenna	EC	3	-	2	-	4	50	50	100
5	P21ECO605X	Open Elective – II	EC	3	-	-	-	3	50	50	100
6	P21ECL606	Analog and Digital VLSI Design Laboratory	EC	-	-	2	-	1	50	50	100
7	P21ECMP607	Mini – Project	EC	-	-	2	2	2	50	50	100
8	P21HSMC608	Employability Enhancement Skills - VI	HSMC	1	-	-	-	1	50	50	100
9		Universal Human Values and Professional Ethics	XX	1	-	-	-	1	50	50	100
		Total						21			

Professional Elective Course - II (P21EC602X)						
Course Code	Course Title					
P21EC6021	ITC and Multimedia					
P21EC0021	Communications					
P21EC6022	Real Time Signal Processing					
	using Simulink					
P21EC6023	Embedded Systems					
P21EC6024	Operating System					
P21EC6025	Fundamentals of Network					
	Communication					

Professional Elective Course – III (P21EC603X)						
Course Code	Course Title					
P21EC6031	Computer Organization					
P21EC6032	Digital Image Processing					
P21EC6033	Design for Testability					
P21EC6034	Artificial Intelligence and Machine Learning using VLSI					

Open Elective – II (P21ECO605X)							
Course Code	Course Title						
P21EC06051	Electronic Instrumentation						
P21EC06052	Introduction to Embedded Systems						
P21ECO6053	Introduction to Image Processing						
P21ECO6054	Automotive Electronics						

*Allot Tutorial as per the course requirement subjected to the credits allotted.

L –Lecture, T – Tutorial, P- Practical/ Drawing, CIE: Continuous Internal Evaluation, SEE: Semester End Examination



Inn	ovation, Entre	preneurship and	Management	
[As per C	Choice Based C	redit System (CBO	CS) & OBE Scheme]	
		SEMESTER -	V	
Course Code:		P21EC501	Credits:	03
Teaching Hours/Week	(L:T:P):	3:0:0	CIE Marks:	50
Total Number of Teac	hing Hours:	40	SEE Marks:	50
Course Learning Object	ctives:			
1. Relate the role and im			nic growth, skills of innov	vator, types of
innovation and output				
2. Understand various wa	ays to create an	d manage intellect	tual property and prepare	innovation
proposal.				
3. Understand the entrep				of creativity and
innovation in managin	0 1	1	•	
4. Understand the fundar		and principles of	management, including	the basic roles,
skill, and functions of				
5. Understand the proceed	lure of creating	an ownership and	its types.	
6. Express the meaning of			nce and needs.	0.77
.	-	IT – I	· · · · · ·	8 Hours
Introduction to Innova				
and Research, Role of			of country, companies	and community
phases of innovation jour	rney, Roles of I	nnovator.		
Text 1: Chapter 1 to 5			· • • • • • • • • • •	1 11
			tor: How did he/she find	
-	-	solution and steps/	situations came across d	uring
	nplementation.			
	UN	IT – II		8 Hours
Innovator Skills and	Innovation:	Introduction to I	C1-111- T	0 == 0 == 10
			· • • 1	es of Innovation
G			proposal Pitching an inn	es of Innovation
Sustaining innovation.			· • • 1	es of Innovation
Text 1: Chapter 6 to 13	and IP, preparin	ng an innovation	proposal Pitching an inn	es of Innovation
Text 1: Chapter 6 to 13	and IP, preparin		proposal Pitching an inn	es of Innovation
	and IP, preparin	ng an innovation	proposal Pitching an inn	es of Innovation lovation proposal
Text 1: Chapter 6 to 13Self-studycomponent:	and IP, preparin repare a case st UN	ng an innovation guide udy of an entrepre	proposal Pitching an inn	es of Innovation lovation proposal
Text 1: Chapter 6 to 13Self-study component:PEntrepreneurship and	nd IP, preparin repare a case st UN Entrepreneurs	ng an innovation udy of an entrepre I T – III s: Evolution of th	proposal Pitching an inn eneur around you. e concept of Entreprener	s of Innovation ovation proposal 8 Hours ur, Characteristics
Text 1: Chapter 6 to 13Self-study component:Pcomponent:PEntrepreneurship and of an Entrepreneur, D	and IP, preparin repare a case st UNI Entrepreneurs	ng an innovation udy of an entrepre I T – III s: Evolution of th ween an Entrepr	proposal Pitching an inn eneur around you. e concept of Entreprener eneur & a Manager,	s of Innovation ovation proposal 8 Hours ur, Characteristic Functions of a
Text 1: Chapter 6 to 13Self-study component:PComponent:PEntrepreneurship and of an Entrepreneur, DEntrepreneur, Types of I	and IP, preparin repare a case st UNI Entrepreneurs Distinction betw Entrepreneur. C	ng an innovation udy of an entrepre IT – III s: Evolution of th ween an Entrepr Concept of Entrepr	proposal Pitching an inn eneur around you. e concept of Entreprener eneur & a Manager, reneurship, Growth of En	s of Innovation ovation proposal 8 Hours ur, Characteristic Functions of a
Text 1: Chapter 6 to 13Self-study component:PComponent:PEntrepreneurship and of an Entrepreneur, DEntrepreneur, Types of IIndia, Role of Entrepreneur	and IP, preparin repare a case st UNI Entrepreneurs Distinction betw Entrepreneur. C eurship in Econ	ng an innovation udy of an entrepre IT – III s: Evolution of th ween an Entrepr Concept of Entrepr	proposal Pitching an inn eneur around you. e concept of Entreprener eneur & a Manager, reneurship, Growth of En	s of Innovation ovation proposal 8 Hours ur, Characteristic Functions of a
Text 1: Chapter 6 to 13Self-study component:PComponent:PEntrepreneurship and of an Entrepreneur, DEntrepreneur, Types of IEntrepreneur, Role of Entreprene Text 2: 1.1 to 1.10, 2.1 to	and IP, preparin repare a case st UNI Entrepreneurs Distinction betw Entrepreneur. C eurship in Econ o 2.3	ng an innovation udy of an entrepre IT – III s: Evolution of th ween an Entrepr Concept of Entrepr omic Developmer	proposal Pitching an inn eneur around you. e concept of Entreprener eneur & a Manager, reneurship, Growth of En t.	s of Innovation ovation proposal 8 Hours ur, Characteristics Functions of an ntrepreneurship in
Text 1: Chapter 6 to 13Self-study component:PComponent:PEntrepreneurship and of an Entrepreneur, DEntrepreneur, Types of IIndia, Role of Entreprene Text 2: 1.1 to 1.10, 2.1 toSelf-studyP	and IP, preparin repare a case st UNI Entrepreneurs Distinction betw Entrepreneur. C eurship in Econ o 2.3	ng an innovation udy of an entrepre IT – III s: Evolution of th ween an Entrepr Concept of Entrepr omic Developmer	proposal Pitching an inn eneur around you. e concept of Entreprener eneur & a Manager, reneurship, Growth of En	s of Innovation ovation proposal 8 Hours ur, Characteristics Functions of an ntrepreneurship in
Text 1: Chapter 6 to 13Self-study component:PComponent:PEntrepreneurship and of an Entrepreneur, DEntrepreneur, Types of IEntrepreneur, Role of Entreprene Text 2: 1.1 to 1.10, 2.1 to	Ind IP, preparin repare a case st UNI Entrepreneurs Distinction betw Entrepreneur. C eurship in Econ o 2.3 repare a Case S	ng an innovation udy of an entrepre IT – III s: Evolution of th ween an Entrepr Concept of Entrepr omic Developmer	proposal Pitching an inn eneur around you. e concept of Entreprener eneur & a Manager, reneurship, Growth of En t.	s of Innovation ovation proposal 8 Hours ur, Characteristics Functions of ar ntrepreneurship ir



Management and Business Ownership: Fundamentals of Management: Meaning of Management, Management as Science, Art & Profession, Importance of Management, Scope of Management, Functions of Management, Management Process, Principles of Management. Forms of Business Ownership: Sole Proprietorship, Partnership, Company, Cooperative, Selection of Appropriate Form of Ownership Structure.

Text 2: 24.1 to 24.9 & 18.1 to 18.5

Self-st	udy Being in different positions as an er	nployee: Understan	ding Self, Self-						
component:Management& Understanding others for Effective Relationships and Communication.									
Engineering and Professional Ethics: Making a Case: Introduction, Role Morality, What is a									
Profession?, Professional Ethics, The NSPE Board of Ethical Review, Engineering Ethics as									
Preventive Ethics									
	Honesty: Introduction, Ways of Misusing Truth, Why is Dishonesty Wrong?								
Interna	0 0	duction, Problem							
	onalism, Problems in Interpreting and Applying the								
	preting the Codes: Human Rights, Avoiding Pater		tion and Applying the						
	Rule, Bribery-Extortion-Grease Payments and Gift	S.							
	1.1 to 1.6, 6.1 to 6.3 & 10.1 to 10.8								
Self-st		f Professional Ethic	S						
compo		11							
Cours	e Outcomes: On completion of this course, student	is are able to:	D						
	Common Ontermore with Antions works for the	DI ?	Program						
COs	Course Outcomes with <i>Action verbs</i> for the	Bloom's	Outcome						
	Course topics	Taxonomy Level	Addressed (PO #) with BTL						
<u>CO1</u>	Identify the innervation phases and skills required	Understand and	PO1(L2)						
C01	Identify the innovation phases and skills required for innovation		POI(L2)						
CO2	Examine the role of management in an	Apply Apply	PO1(L3)						
02	organisation	дрргу	101(L3)						
CO3	Analyze entrepreneurship with necessary theories	Analyze	PO1(L2), PO2(L3)						
	Distinguish among various types of business	Analyze	PO1(L2), PO2(L3)						
004	ownership and selecting appropriate form of	7 mary 20	101(12),102(13)						
	ownership structure.								
CO5	Interpret the role of professional ethics including	Understand and	PO1(L2), PO6(L2),						
	international engineering professionalism	apply	PO8(L3)						
Text Bo			. /						
	'A Conversation with the Innovator in You", Suder	endra Koushik and I	Pragya Dixit,						
	Kindle Direct Publishing, Amazon, 2017. ISBN-1								
	ISBN-13: 978-152051271.	·							
2.	'Entrepreneurial Development", by Dr S S Khanka	, S Chand & Compa	any Ltd.						
	ISBN- 10: 8121918014; ISBN-13: 978-81219180	15.							
3.	'Engineering Ethics" (2nd edition), Charles E. Harr	ris, Michel S. Pritch	ard and Michel J.						
]	Rabins, Thomson Wadsworth Asia Pte Ltd, 2003. I	SBN: 981-243-676-	-6.						



Reference Book(s):

- "Debono, Edward: Six thinking hats", Penguin Books (2000). ISBN 10: 0140296662 / ISBN 13: 9780140296662.
- 2. "Entrepreneurship" by Robert D Hisrich, Micheal P Peters, Dean A Shepherd- 6/e, TataMcGraw Hill Companies.ISBN-10: 0078029198.
- 3. "Principles and practice of management" L. M. Prasad.ISBN-13: 9789351610502.

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	2												2	
#2	3												3	
#3	2	3											2	3
#4	2	3											2	3
#5	2					2		3					2	



	Digita	I CMOS VLSI Des	sign	
[As per 0	Choice Based C	redit System (CBCS	S) & OBE Scheme]	
_	SEI	MESTER – V		
Course Code:		P21EC502	Credits:	03
Teaching Hours/Week (L:T:P):	3:0:0	CIE Marks:	50
Total Number of Teach	ing Hours:	40	SEE Marks:	50
Course Learning Object	ves: This cours	e will enable the stu	idents to:	
1. Discuss the VLSI	Design Flow, N	AOS Structure, and	the MOS System under	er External
Bias, Structure and	nd Operation	of MOS Transisto	or, MOSFET Current	–Voltage
Characteristics.				
•	Inverters, Static	Characteristics, Sw	vitching Characteristics	and Interconnect
Effects.				
	•	naracteristics of Con	nbinational MOS logic	circuits and Pass
Transistor Circuits			~	~· ·
*		0 11 0	, Synchronous Dynami	
	nic CMOS Circ	cuit Techniques, Hig	gh–Performance Dynan	nc CMOS
Circuits.	TT 1 1	11000		
5. Examine the MOS	••		gn processes.	8 Hours
				X Hours
MOS Transistor: The Me External Bias, Structure ar	Perspective, VL etal Oxide Semi	conductor(MOS) St		tem under
MOS Transistor: The Me External Bias, Structure ar Characteristics. Text 1 :– 1.1, 1.5, 3.1 to 3.4	Perspective, VL etal Oxide Semi ad Operation of 4.	SI Design Flow, conductor(MOS) St MOS Transistor (M		tem under
MOS Transistor: The Me External Bias, Structure ar Characteristics.	Perspective, VL etal Oxide Semi ad Operation of 4. 1. Design	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy		tem under
MOS Transistor: The Me External Bias, Structure ar Characteristics. Text 1 :– 1.1, 1.5, 3.1 to 3.4	Perspective, VL etal Oxide Semi ad Operation of 4. 1. Design 2. VLSI D	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy Design Styles		tem under urrent –Voltage
MOS Transistor: The Me External Bias, Structure ar Characteristics. Text 1:– 1.1, 1.5, 3.1 to 3.4 Self-study component:	Perspective, VL etal Oxide Semi nd Operation of 4. 1. Design 2. VLSI D UN	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy Design Styles IT – II	IOSFET), MOSFET Cı	tem under urrent –Voltage 8 Hours
MOS Transistor: The Me External Bias, Structure ar Characteristics. Text 1:– 1.1, 1.5, 3.1 to 3.4 Self-study component: MOS Transistor: MOSFI	Perspective, VL etal Oxide Semi ad Operation of 4. 1. Design 2. VLSI D UN ET Scaling and	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy Design Styles IT – II Small geometry effo	IOSFET), MOSFET Cu	tem under arrent –Voltage 8 Hours ance
MOS Transistor: The Me External Bias, Structure ar Characteristics. Text 1:– 1.1, 1.5, 3.1 to 3.4 Self-study component: MOS Transistor: MOSFI MOS Inverters, Static	Perspective, VL etal Oxide Semi ad Operation of 4. 1. Design 2. VLSI E UN ET Scaling and Characteristics	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy Design Styles IT – II Small geometry effes: Introduction, CM	IOSFET), MOSFET Cu ects, MOSFET Capacit AOS Inverter: Calcula	tem under arrent –Voltage 8 Hours ance
MOS Transistor: The Me External Bias, Structure ar Characteristics. Text 1:– 1.1, 1.5, 3.1 to 3.4 Self-study component: MOS Transistor: MOSFI MOS Inverters, Static andV _{th} , Design of CMOS	Perspective, VL etal Oxide Semi ad Operation of 4. 1. Design 2. VLSI E UN ET Scaling and Characteristics	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy Design Styles IT – II Small geometry effes: Introduction, CM	IOSFET), MOSFET Cu ects, MOSFET Capacit AOS Inverter: Calcula	tem under arrent –Voltage 8 Hours ance
MOS Transistor: The Me External Bias, Structure ar Characteristics. Text 1:– 1.1, 1.5, 3.1 to 3.4 Self-study component: MOS Transistor: MOSFI MOS Inverters, Static andV _{th} , Design of CMOS Text 1:–3.5, 3.6, 5.1, 5.4,	Perspective, VL etal Oxide Semi ad Operation of 4. 1. Design 2. VLSI E UN ET Scaling and Characteristics Inverter, Supply	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy Design Styles IT – II Small geometry effes: Introduction, CM Voltage Scaling in	IOSFET), MOSFET Cu ects, MOSFET Capacit AOS Inverter: Calcula	tem under arrent –Voltage 8 Hours ance
MOS Transistor: The Me External Bias, Structure ar Characteristics. Text 1:– 1.1, 1.5, 3.1 to 3.4 Self-study component: MOS Transistor: MOSFI MOS Inverters, Static andV _{th} , Design of CMOS	Perspective, VL etal Oxide Semi ad Operation of 4. 1. Design 2. VLSI D UN ET Scaling and Characteristics Inverter, Supply 1. Super b	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy Design Styles IT – II Small geometry effe s: Introduction, CN Voltage Scaling in puffer Design.	IOSFET), MOSFET Cu ects, MOSFET Capacit AOS Inverter: Calcula CMOS Inverter.	tem under arrent –Voltage 8 Hours ance
MOS Transistor: The Me External Bias, Structure ar Characteristics. Text 1:– 1.1, 1.5, 3.1 to 3.4 Self-study component: MOS Transistor: MOSFI MOS Inverters, Static andV _{th} , Design of CMOS Text 1:–3.5, 3.6, 5.1, 5.4,	Perspective, VL etal Oxide Semi ad Operation of 4. 1. Design 2. VLSI D UN ET Scaling and Characteristics Inverter, Supply 1. Super b 2. Switchi	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy Design Styles IT – II Small geometry effo s: Introduction, CM Voltage Scaling in puffer Design. ing Power Dissipatio	IOSFET), MOSFET Cu ects, MOSFET Capacit AOS Inverter: Calcula	8 Hours ance tion of V _{IL} , V _{IF}
MOS Transistor: The Me External Bias, Structure ar Characteristics. Text 1:– 1.1, 1.5, 3.1 to 3.4 Self-study component: MOS Transistor: MOSFI MOS Inverters, Static andV _{th} , Design of CMOS Text 1:–3.5, 3.6, 5.1, 5.4, Self-study component:	Perspective, VL etal Oxide Semi ad Operation of 4. 1. Design 2. VLSI D UNI ET Scaling and Characteristics Inverter, Supply 1. Super b 2. Switchi UNI	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy Design Styles IT – II Small geometry effo s: Introduction, CM Voltage Scaling in Duffer Design. ing Power Dissipation T – III	IOSFET), MOSFET Cu ects, MOSFET Capacit AOS Inverter: Calcula CMOS Inverter.	tem under arrent –Voltage 8 Hours ance tion of V _{IL} , V _{IF} 8 Hours
MOS Transistor: The Me External Bias, Structure ar Characteristics. Text 1: – 1.1, 1.5, 3.1 to 3.4 Self-study component: MOS Transistor: MOSFI MOS Inverters, Static andV _{th} , Design of CMOS Text 1: –3.5, 3.6, 5.1, 5.4, Self-study component:	Perspective, VL etal Oxide Semi ad Operation of 4. 1. Design 2. VLSI E UN ET Scaling and Characteristics Inverter, Supply 1. Super b 2. Switchi UNI cs and Inter	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy Design Styles IT – II Small geometry effo s: Introduction, CM Voltage Scaling in Duffer Design. ing Power Dissipation T – III	IOSFET), MOSFET Cu ects, MOSFET Capacit AOS Inverter: Calcula CMOS Inverter.	tem under arrent –Voltage 8 Hours ance tion of V _{IL} , V _{IF} 8 Hours
MOS Transistor: The Me External Bias, Structure ar Characteristics. Text 1:– 1.1, 1.5, 3.1 to 3.4 Self-study component: MOS Transistor: MOSFI MOS Inverters, Static andV _{th} , Design of CMOS Text 1:– 3.5, 3.6, 5.1, 5.4, Self-study component: Switching Characteristi Calculation of Interconnect	Perspective, VL etal Oxide Semi ad Operation of 4. 1. Design 2. VLSI D UNI ET Scaling and Characteristics Inverter, Supply 1. Super b 2. Switchi UNI cs and Inter t Delay.	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy Design Styles IT - II Small geometry effe s: Introduction, CM Voltage Scaling in puffer Design. ing Power Dissipation T - III connect Effects:	IOSFET), MOSFET Cu ects, MOSFET Capacit AOS Inverter: Calcula CMOS Inverter. on of CMOS Inverter Introduction, Delay-T	tem under rrent -Voltage 8 Hours ance tion of V _{IL} , V _{IF} 8 Hours Time Definitions
MOS Transistor: The Me External Bias, Structure ar Characteristics. Text 1:- 1.1, 1.5, 3.1 to 3.4 Self-study component: MOS Transistor: MOSFI MOS Inverters, Static andV _{th} , Design of CMOS Text 1:- 3.5, 3.6, 5.1, 5.4, Self-study component: Switching Characteristic Calculation of Interconnect	Perspective, VL etal Oxide Semi ad Operation of 4. 1. Design 2. VLSI D UNI ET Scaling and Characteristics Inverter, Supply 1. Super b 2. Switchi UNI cs and Inter t Delay. gic Circuits: In	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy Design Styles IT - II Small geometry efforts: Introduction, CM voltage Scaling in Duffer Design. ing Power Dissipation T - III connect Effects: attroduction, CMOS	IOSFET), MOSFET Cu ects, MOSFET Capacit AOS Inverter: Calcula CMOS Inverter. on of CMOS Inverter Introduction, Delay-T Logic Circuits, Compl	tem under arrent –Voltage 8 Hours ance tion of V _{IL} , V _{IF} SHours Cime Definitions ex Logic Circuits
MOS Transistor: The Me External Bias, Structure ar Characteristics. Text 1: – 1.1, 1.5, 3.1 to 3.4 Self-study component: MOS Transistor: MOSFI MOS Inverters, Static andV _{th} , Design of CMOS Text 1: –3.5, 3.6, 5.1, 5.4, Self-study component: Switching Characteristic Calculation of Interconnect Combinational MOS Log Basic Principles of Pass Te	Perspective, VL etal Oxide Semi ad Operation of 4. 1. Design 2. VLSI E UNI ET Scaling and Characteristics Inverter, Supply 1. Super b 2. Switchi UNI cs and Inter t Delay. gic Circuits: In- ransistor Circuit	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy Design Styles IT - II Small geometry effe s: Introduction, CM Voltage Scaling in Duffer Design. ing Power Dissipation T - III connect Effects: attroduction, CMOS ts, CMOS Transmis	IOSFET), MOSFET Cu ects, MOSFET Capacit AOS Inverter: Calcula CMOS Inverter. on of CMOS Inverter Introduction, Delay-T Logic Circuits, Compl	tem under arrent –Voltage 8 Hours ance tion of V _{IL} , V _{IF} SHours Cime Definitions ex Logic Circuits
MOS Transistor: MOSFI MOS Inverters, Static andV _{th} , Design of CMOS Text 1:–3.5, 3.6, 5.1, 5.4, Self-study component: Switching Characteristi Calculation of Interconnect Combinational MOS Log Basic Principles of Pass Tr Text 1:– 6.1, 6.2, 6.6, 7.1	Perspective, VL etal Oxide Semi ad Operation of 4. 1. Design 2. VLSI D UNI ET Scaling and Characteristics Inverter, Supply 1. Super b 2. Switchi UNI cs and Inter t Delay. gic Circuits: In- ransistor Circuit , 7.3, 7.4, 7.5, 9	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy Design Styles IT - II Small geometry effe s: Introduction, CM Voltage Scaling in Duffer Design. ing Power Dissipation T - III connect Effects: attroduction, CMOS ts, CMOS Transmis 0.2	IOSFET), MOSFET Cu ects, MOSFET Capacit AOS Inverter: Calcula CMOS Inverter. on of CMOS Inverter Introduction, Delay-7 Logic Circuits, Compl sion Gates(Pass Gates)	tem under arrent –Voltage 8 Hours ance tion of V _{IL} , V _{IF} SHours Cime Definitions ex Logic Circuits
MOS Transistor: The Me External Bias, Structure ar Characteristics. Text 1:– 1.1, 1.5, 3.1 to 3.4 Self-study component: MOS Transistor: MOSFI MOS Inverters, Static andV _{th} , Design of CMOS Text 1:–3.5, 3.6, 5.1, 5.4, Self-study component: Switching Characteristic Calculation of Interconnect Combinational MOS Log Basic Principles of Pass Te	Perspective, VL etal Oxide Semi ad Operation of 4. 1. Design 2. VLSI E UNI ET Scaling and Characteristics Inverter, Supply 1. Super b 2. Switchi UNI cs and Inter t Delay. gic Circuits: In ransistor Circuit , 7.3, 7.4, 7.5, 9 Modeling of M	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy Design Styles IT - II Small geometry effe s: Introduction, CM Voltage Scaling in Duffer Design. ing Power Dissipation T - III connect Effects: attroduction, CMOS ts, CMOS Transmis 0.2 MOS Transistor usin	IOSFET), MOSFET Capacit ects, MOSFET Capacit AOS Inverter: Calcula CMOS Inverter. on of CMOS Inverter Introduction, Delay-T Logic Circuits, Compl sion Gates(Pass Gates) og SPICE: Know about	tem under urrent –Voltage 8 Hours ance tion of V _{IL} , V _{IF} SHours Cime Definitions ex Logic Circuits . MODEL
MOS Transistor: The Me External Bias, Structure ar Characteristics. Text 1:– 1.1, 1.5, 3.1 to 3.4 Self-study component: MOS Transistor: MOSFI MOS Inverters, Static andV _{th} , Design of CMOS Text 1:–3.5, 3.6, 5.1, 5.4, Self-study component: Switching Characteristic Calculation of Interconnec Combinational MOS Log Basic Principles of Pass Ti- Text 1:– 6.1, 6.2, 6.6, 7.1	Perspective, VL etal Oxide Semi ad Operation of 4. 1. Design 2. VLSI E UN ET Scaling and Characteristics Inverter, Supply 1. Super b 2. Switchi UNI cs and Inter t Delay. gic Circuits: In- ransistor Circuit , 7.3, 7.4, 7.5, 9 Modeling of M statement in S	SI Design Flow, conductor(MOS) St MOS Transistor (M hierarchy Design Styles IT - II Small geometry effors: Introduction, CM Voltage Scaling in ouffer Design. ing Power Dissipation T - III connect Effects: attroduction, CMOS ts, CMOS Transmiss 0.2 MOS Transistor usin PICE. Plot O/P char	IOSFET), MOSFET Cu ects, MOSFET Capacit AOS Inverter: Calcula CMOS Inverter. on of CMOS Inverter Introduction, Delay-7 Logic Circuits, Compl sion Gates(Pass Gates)	tem under arrent –Voltage 8 Hours ance tion of V _{IL} , V _{IF} B Hours Cime Definitions ex Logic Circuits . MODEL and P-MOS



P.E.S. College of Engineering, Mandya Department of Electronics & Communication Engineering

		UNIT – IV		8 Hours
Sequer	ntial MOS Logic Ci	ircuits: Introduction, SR Latch Circuit		L
		Introduction, Voltage Bootstrapping, Syr	nchronous Dyr	namic Circuit
		OS Circuit Techniques, High-Performan		
	ing only Domino Cl			
Fext 1:	- 8.1, 8.3, 9.1, 9.3 t	o 9.6		
Self-s	tudy component:	1. Clocked Latch and Flip-Flop Circ	cuits	
		2. CMOS D-Latch and Edge Trigge	red Flip-Flop	
		$\mathbf{UNIT} - \mathbf{V}$		8 Hours
		hnology: nMOS Fabrication, CMOS Fab	orication, Ther	mal Aspects of
	sing, Latch-up in CM			
		cesses: MOS Layers, Design rules and L	ayout, Genera	l Observations on
	sign rules.			
	-1.7,1.8,1.9, 2.13, 3			
Self-s	tudy component:	1. BiCMOS Technology		
~	0	2. BiMOS Circuits Design Processe		
Cours	se Outcomes: On co	ompletion of this course, students are able	e to:	
		Program		
COs	Course Outcor	nes with <i>Action verbs</i> for the Course	Taxonomy	Outcome
		topics	Level	Addressed (PO #
<u>CO1</u>	Discuss and Domo	nstrate the VLSI Design Flow, working		
COI		MOS Circuits, MOS Technology and	Understand	PO1(L3)
	MOS circuit design		Apply	I OI(L3)
	ĕ	ing of MOSFET, MOS Technology and		
002	MOS circuit design	•	Apply	PO1 (L3)
CO3	Š	FET, MOS circuits and CMOS circuits.	Analyze	PO2 (L4)
				FO2 (L4)
		ational, Sequential and Dynamic circuits	Create	PO2(L2), PO3 (L6
	based on MOSFET	for the given specifications.	Create	102(12),105 (10
CO5	Investigate the Mo	deling of a MOS transistors and its	Create	PO5, PO9,PO12
	circuits using mode	rn simulation tools.	Cleate	(L6)
	ook(s):			
	0	tegrated Circuits Analysis and Design"		0
	,	Hill Education 2003, ISBN-13:978-0-07	-053077-5, IS	BN-10:0-07-
	053077-7.			
	•	n ", Douglas A. Pucknell, Kamran Eshrag	ghian, 3 rd editio	on 2006, PHI, ISBN
	<u>978-81-203-0986-9.</u>			
	nce Book(s):	VICLOSSIC	TT T-1	W7:1 2rd - 1:4:-
1.	2002. ISBN: 978-8	VLSI Circuits and Systems", John .P.	Oyemura, Jor	in whey, 5 editio
r		OS VLSI Design", Neil. H. E. Weste, K	omron Echrod	high 3rd adition
۷.	-	2005, ISBN:978-81-317-6467-1.		man, 5 cunton,
Waha	nd Video link(s):	2003, ISDN .770-01-317-0407-1.		
	· · ·	ac.in/courses/108/107/108107129/		
		e.com/watch?v=Iv4Cj2A3ldw&list=PLuv	2GM6-	
	· ·	diHZT6Kj3&index=3	<u> </u>	
<u> </u>		an 12 I Orgo canaca — J		



E-Books/Resources:

http://brharnetc.edu.in/br/wp-content/uploads/2018/11/31.pdf

СО	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3												3	
#2	3												3	
#3		3												3
#4		2	3											2
#5					2				2			2		



		•	nguage and Databa		cepts
[As po	er Choice Base	•	CBCS) & OBE Sche	eme]	
		SEMESTER			1
Course Code:		P21EC5031	Credits:		03
Teaching Hours/Weel		3:0:0	CIE Mark		50
Total Theory Teachin		40	SEE Mark	s:	50
Course Learning Ob	-				
1. Explain the sign	5		1		
2. Describe the cor					
3. Apply the conce				.	
4. Illustrate usage of					4
_		vis and explain	how DBMS is bet	ter than	traditional File
Processing Syste		Databasa and race	aniza tha different u	ionus of	the determine
6. Analyze the bas7. Draw and Invest			gnize the different v		ine uatavase.
			omparing with other	data mo	dels
9. Formulate data i		,	1 0		
9. Torritulate data 1			Kelational Aigeora a		
Fundamentals of Object		JNIT – I	1 (01) ()	4 1	8 Hours
Java: Features, Simple 3 Decision Making and F Decision Making and I Text 1:1.1-1.5, 2.2, 3.2, Self-study	Branching: if, : .ooping: do, w 3.5, 4.4, 4.5, 5	if else, else if lado hile, for, Jumps in .1-5.9, 6.2-6.7, 7.	er, nesting of if else loops.	stateme	
component:					
	U	NIT – II			8 Hours
Classes, Objects and M	lethods: Introc	luction, Defining	a class, Fields declar	ation, M	ethods
declaration, Creating ob	jects, Accessin	g class members,	Constructors, Metho	d Overlo	oading, Static
members, Nesting ofMe			ethods.		
Arrays: Creating array, 1		D array.			
Text 1:8.1-8.12, 9.2-9.3.					
•		concept of Inheri	tance: Defining subc	class, Su	bclass
component:	Constructor.				
		NIT – III			8 Hours
Strings: String Arrays, S					
Interfaces: Introduction					
Packages: Introduction,	-			-	ntions, creating
packages, accessing a pa Text 1: 9.5, 10.1-10.4, 1		package, adding	a class to a package.		
, , ,		accoing interface	variables String bo	ffor alas	2
Self-study	Discuss the A	ccessing interface	variables, String but	mer class	5.
component:					



	UNIT – IV		8 Hours
Datab	ase and Database users: Introduction, An example,	Characteristics of	of the database approach,
	on the scene, Workers behind the scene.		
	ase system concepts and architecture: Database me	,	
	a architecture and data independence, Database langu		
	Modeling using ER Model: Using High level concept		6
•	types, Entity sets, Attributes and keys, Relations	hip types, Relat	ionship sets, Roles and
	ral constraints.		
	:1.1-1.5, 2.1-2.3, 7.1, 7.3, 7.4		
Self-s		BMS approach.	
comp	onent:		
	UNIT – V		8 Hours
Basics	SQL: SQL Data Definition and Data types, Specifyi	ing constraints ir	n SQL, Basic Retrieval
Querie	s in SQL, Insert, Delete and Update statements in SQ	QL.	
Relati	onal Model and Relational Database Constraint	ts: Relational Mo	odel concepts, Relational
lata m	odel constraints and relational database schemas, Up	date operations,	Transactions and dealing
with co	onstraint violations.		
Fext 2	: 3.1-3.3, 4.1-4.4		
Self-s	study Discuss the Additional features of S	SQL, Views in S	QL.
comp	onent:		
Cour	se Outcomes: On completion of this course, students	s are able to:	
		Bloom's	Program
00	Course Outcomes with Action verbs for the	Taxonomy	Outcome
COs	Course topics	Level	Addressed (PO
			#) with BTL
CO1	Apply basic knowledge of programming in	L4, L2	PO1, PO5
001	understanding concepts and syntax of Java.		101,100
CO2	Analyze Java programs, debug Java programs.	L3, L2	PO2 ,PO5
	Implement the various concepts of Java features in	L3, L4	PO3, PO5
COS	the development of Java Program.	L3, L4	105,105
004		T 1 T 1	
CO4	Identify the basic concepts and various data model	L1, L1	PO1, PO5
	used in database design ER modeling concepts and		
<u> </u>	architecture use.		DOA DO
	Apply relational database theory to Design queries	L3, L3	PO3, PO5
	using SQL.		
	Book(s):	cth 1: T	
1.	"Programming With JAVA": A Primer, E Balagurus 978-93-5316-233-7, ISBN 10:-93-5316-233-5	samy, 6 ^m edition 1	ata McGraw Hill. ISBN 13
2	"Fundamentals of Database Systems" – Elmasri and E	Navathe 6 th editio	on Addison-Wesley
2.	2011. ISBN 10: 0-136-08620-9 ISBN 13: 978-0-136-08		on, Addison-westey,
Refer	ence Book(s):	020-0	
	"The Complete Reference JAVA, J2SE", Herbe	ert Schildt. 6 th	edition. TMH. 2010.ISBN
	0070598789.		,
-	"C++ Primer", Stanley B. Lippman, Josee Lajoie, Barb	ara E. Moo, 5 th ed	ition, Addison Wesley, 2012
2.			-
2.	ISBN-13: 978-0-321-71411-4, ISBN-10: 0-321-71411-3	•	
2. 3.	"Database Management Systems" Raghu Ramakri	shnan and Joha	
		shnan and Joha -246563-8, ISBN	-0-07-115110-9.



Mc-GrawHill, 2006 ISBN 0072958863, 9780072958867

Web and Video link(s):

- 1. DBMS SWAYAM https://nptel.ac.in/courses/106/105/106105175/
- 2. Java Programming https://nptel.ac.in/courses/106/105/106105191/

E-Books/Resources:

- 1. https://books.google.co.in/books?id=a9q5AwAAQBAJ
- 2. https://docs.ccsu.edu/curriculumsheets/ChadTest.pdf
- https://gfgc.kar.nic.in/sirmv-science/GenericDocHandler/138-a2973dc6-c024-4d81be6d-5c3344f232ce.pdf

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3				1								3	
#2		3			2									3
#3			3		3									3
#4	3				1								2	
#5			3		2									2



	System Verilog		
[As per Choice	e Based Credit System (C		
	SEMESTER –		02
Course Code:	P21EC5032	Credits:	03
Teaching Hours/Week (L:T:H	,	CIE Marks:	50
Total Theory Teaching Hours		SEE Marks:	50
Course Learning Objectives: 7			
1. Develop an understandin			in a and
2. Introduce the facilities ar verification.	id realures of System ver	ilog for unified Design, test	ing and
3. Introduce the programmi	ng annroach for testing a	nd verification	
4. Provide framework of Sy	• • • •		
	<u> </u>		9 H anna
Verification Guidelines: The V	UNIT – I	Test Dench Eurotionality	8 Hours
Methodology Basics, Constraine		-	-
Layered Test bench.	a Kanuoni Suniuius, Pun	cuonal Coverage, Testbenci	i Components,
Data Types: Built-in Data Type	s Fixed-Size Arrays Dy	namic Arrays Queues Asso	ciative Arrays
Linked Lists, Array Methods, Cl		• -	•
User-Defined Structures, Enume			peder, creating
Procedural Statements and Ro	• •	• •	l Void
Functions, Task and Function O			
Storage, Time Values.	8	,	-,
Text 1: 1.1,1.3-1.10,2.1-2.16, 3	3.1-3.7.		
		em Verilog (Refer: Synthesi	izing System
component: Verilo	g Busting the Myth that S	System Verilog is only for V	erification by
Stuart	Sutherland and Don Mills	s)	
	UNIT – II		8 Hours
Basic OOPs: Your First Class, V	Where to Define a Class,	Creating New Objects, Obje	ect De allocation,
Using Objects, Class methods, I	-		
Variables, Scoping Rules, Using			Objects,
Copying Objects, Public vs. Priv	ate Straying off Course, I	Building a Test bench.	
Text 1: 5.3-5.18.			
	n Verilog Macro's and the	eir usage	
component:			
	UNIT – III		8 Hours
Randomization and Constrain			•
Verilog, Constraint Details, Solu		0 1	
Constraints, In-line Constraints.			
Functions, Constraints Tips and			
Constraints, Atomic Stimulus G		neration, Random Control,	kandom Number
Generators, Random Device Cor Text 1: 6.1-6.17.	inguration.		
	ods: get_randstate and set	randstate	
Sen-study component. Mem	•		0 11
	UNIT – IV		8 Hours



Threads and Inter Process Communication: Working with Threads, Disabling Threads, Inter process Communication, Events, Semaphores, Mailboxes, Building a Test bench with Threads and IPC. **Text 1: 7.1-7.7.**

Self_st	udy component: Built in class process and r	elated methods to	control the process
ben-se	UNIT – V	ended methods to	8 Hours
Simple : Samplir Measuri Text 1: Self-st	onal Coverage: Gathering Coverage Data, Coveragefunctional Coverage examples, Anatomy of a complexity of the coverageing, Cross coverage, Generic cover groups, Coverageing Coverage Statistics during simulation, System9.1-9.12, 4.8.udy component:Functional coverage construee Outcomes: On completion of this course, stude	over group, trigge erage Options, An em Verilog Assert 	ctional Coverage Strategies, ring a cover group. Data alyzing Coverage Data, and ions.
COs	Course Outcomes with Action verbs for the Course topics	Bloom's	Program Outcome Addressed (PO#) with BTL
CO1	Understand the System Verilog language constructs.	Understand, Apply	PO1, PO2, PO3 (L1)
CO2	Understand the System Verilog OOPs facilities and framework for the verification.	Apply , Analyze	PO2, PO3 (L1)
CO3	Develop programs by applying the System Verilog facilities and framework.	Understand, Apply	PO1, PO3, PO4 (L4)
CO4	Explore and understand modern software tools to perform different operations in System Verilog.	Apply, Analyze	PO1, PO2, PO5 (L3)
CO5	Develop the capability to learn on your own individually and in group to explore advanced technologies in system Verilog.	Understand , Apply	PO9, PO12 (L4)
]	ook(s): "System Verilog for Verification: A Gui Features", Chris Spear, Springer-Verlag New 0, 2012.		
1. ⁴ 2. ⁴	nce Book(s): "Hardware Verification with System Verilog Mintz and Robert Ekehndal, Springer, USA, IS "SystemVerilog For Design A Guide to Usin Modeling", Stuart Sutherland, Simon Davidr 9781475766820, 1475766823, 2013.	BN 0-387-71738- ng SystemVerilog	2, 2007. g for Hardware Design and

Web and Video link(s):

E-Books/Resources:

- 1. <u>https://www.kobo.com/in/en/ebook/systemverilog-for-verification</u>
- 2. https://www.chipverify.com/systemverilog/systemverilog-tutorial

CO PO1 PO	D2 PO3 PO4	PO5 PO6	PO7 PO8	PO9 PO10	PO11	PO12	PSO1	PSO2
-----------	------------	---------	---------	----------	------	------	------	------



P.E.S. College of Engineering, Mandya Department of Electronics & Communication Engineering

#1	1	2	1							1	2
#2		3	1								3
#3	1		2	1						1	
#4	2	2			2					2	2
#5							2		2		



		Constant Santana		
[As per	Choice Based	Control Systems	CS) & OBE Scheme]	
	Choice Daseu	SEMESTER – V		
Course Code:		P21EC5033	Credits:	03
Teaching Hours/Week	(L:T:P):	3:0:0	CIE Marks:	50
Total Theory Teaching	, ,	40	SEE Marks:	50
Course Learning Object		urse will enable the		
			els of electrical system, n	nechanical system
and analogous sys	stem.			
	nsfer function	n from the block dia	grams and signal flow gr	aph techniques of
different system.	0	0 11 00		
	rtormance o	f different system	is by determining the	time Response
specifications.	lity of diffor	ant avatama h y anal	stical and anophical ma	ang (Dry glastahing
4. Analyze the stabl	inty of difference	ent systems by anal	lytical and graphical mea	ans.(By sketching
5. Discuss the conce	ents of state m	odels for different e	lectrical systems	
	*	UNIT – I	leetitedi systems.	8 Hours
Fundamental Concepts of			itions of control systems	
Open loop and closed loop		Stemst Dusie derm	tions of condor systems,	Chusoniteution,
Modeling of Systems: Di		ations of physical sy	stems.Determinations of	transfer function
models for Electrical, Me			,	
Block Diagrams and Sig	nal Flow Gra	phs: Transfer funct	ions, Block diagram alge	bra, Signal Flow
graphs (State variable for	mulation exclu	uded).		_
Text 1: 1.1, 2.1, 2.2, 2.4				
Self-study			m for field and armature of	controlled
component:		Servomotors.		
			ions and TF model for a s	seated
		n body with applied	Iorce.	0.11
Time Domain (Transian)			alvaia of Foodbook Con	8 Hours
Time Domain (Transien Standard test signals, Unit				troi systems.
Time Response Specifica	1 1		•	vstems steady
state errors and static erro		ent response speent		stems, steady
Text 1: 2.4, 2.5, 2.6, 2.7,		5.4, 5.5		
Self-study		· · ·	response specifications	of second
component:	order	RLC systems for	R=1000 ohms, L=1 H	lenry and
	C=2µ1	F.		
	UN	IT – III		8 Hours
Stability Analysis: Conce			ity, necessary conditions	
Routh-Hurwitz stability cr	riterion, Routl	h's tabulation, specia	al cases when Routh's tab	oulation
terminates prematurely.				
Root Locus Techniques:	The root locu	is concepts, summar	y of general rules for con	structing Root
Loci, Stability analysis.	· · - · -			
Text 1: 6.1, 6.2, 6.4, 6.5,			. 1 . 1	
Self-study component:			gram to draw the Root Lo	
	-		ansfer function of differen	It
	syste	ms. (Refer Text 2)		



		UNIT – IV			8 Hours
Freque	ncy-Response Ana	lysis: Stability in the freque	ncy domain: In	troduction to f	
		ntal determination of transfer	functions in bo	de plots. Asses	sment of
	stability using bod				
		Polar plot and Nyquist plots,	Nyquist stabilit	y criterion, Sta	bility analysis
	olar plot, Numerica				
	8.1, 8.4, 8.5, 8.6,		. 1	(1 D 1 1'	C
Self-st	udy component:	1. Write the MATLAB p loop transfer function			
		2. Frequency response sp	or unreferencesy pecifications- re	sonant neak re	rext 2)
		frequency and bandwi		sonant peak, R	sonant
		UNIT – V			8 Hours
Introdu	iction to State va	riable analysis: Concepts o	of state, state v	ariable and st	ate models for
electric	al systems, Control	lability and observability, De	erivation of trai	nsfer functions	from the state
	Solution of state eq				
Text 1:	12.1, 12.2, 12.3, 12	•			
	udy component:	1. Obtain the time respon		state models	
Cours	e Outcomes: On co	ompletion of this course, stude		T	
			Bloom's Taxonomy	Program O	
COs		es with Action verbs for the	(PO #)		
<u> </u>	Course topics		Level	with B	
CO1		e of mathematics to asfer function of systems.	Apply	PO	1(L3)
CO2	•	ity of a system using	Analyze	PO1(L2)),PO2(L3)
~~~	different technique		5		
CO3		nse of the system in time and	Analyze	PO1(L2)	),PO2(L3)
CO4		and state variable techniques ematical models using	-		
004	-	es of state variables.	Create	PO2(L2)	),PO3(L3)
CO5	=	inear control system using			
COS	MATLAB softwar		Create	PO3(L3), PO	5(L3), PO9(L3)
Text Bo	ook(s):	· · ·			
		Engineering", I. J. Nagarath			
		, 4 th edition – 2005, ISBN 10:			
		Engineering", K. Ogata, Pear	rson Education.	Asia/ PHI, 4 th	edition, 2002.
	ISBN 0-13-043245	-8.			
	nce Book(s): "Automatic Contr	ol Systems", Benjamin C. Ku	o John Wilow I	ndia Dut Itd	eth adition
	2008, ISBN 978-81		io, john whey i	ndia Pvi. Lid.,	8 edition,
2.	"Feedback Control	ol System Analysis and Syr	nthesis", J. J.	D'Azzo and	С. Н.
	Houpis McGraw H	ill, International student Edition			
	9780070161757.				
	nd Video link(s):	// <b>*</b> • -		<b>D 0</b> -	
		"Introduction to System and			akrishna
	Pasumarthy, IIT Ma	adras https://nptel.ac.in/course	<u>s/108/106/1081</u>	06098/	



#### **E-Books/Resources:**

- 1. <u>https://www.google.co.in/books/edition/Control_Systems_As_Per_Latest_Jntu_Sylla/VMBW</u> <u>s_8hyBgC?hl=en&gbpv=1&dq=control+systems+by+ij+nagrath&printsec=frontcover</u>
- 2. <u>http://libgen.rs/book/index.php?md5=A9371B939B494BC8D81F845420939513</u>

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3												3	
#2	2	3											2	
#3	2	3											2	3
#4		2	3											3
#5			3		3				3					2



		ARM Processor		
[As per 0	Choice Based	l Credit System (CE SEMESTER –	BCS) & OBE Scheme] V	
Course Code:		P21EC5034	Credits:	03
Teaching Hours/Week (	L:T:P):	3:0:0	CIE Marks:	50
<b>Total Theory Teaching</b>		40	SEE Marks:	50
Course Learning Object				
			ARM Cortex-M3 processor	r.
2. Understand the In		1		
3. Understand Memo	• •	-	-	
	owledge of	fault interrupt	behavior, Cortex-M3 ar	nd Exceptions
Programming.				
5. Provide the know			g Features and System Beh	
		UNIT – I		8 Hours
			sor?, Background of AR	
		•	mb-2 Technology and I	nstruction Set
Architecture(ISA),Cortex-				N 11. T NT . 1
			Operation Modes, The H	
1		• •	s Interface, The Memory P	rotection Unit,
The Instruction Set, Interr	-	eptions, Debugging	Support.	
<b>Text1:</b> 1.1 - 1.5, 2.1 - 2.1		1.0		
Self-study			g for advanced Cortex proc	
component:			ntages of using Cortex-M3	
		UNIT – II	dian Mada Essentiana	8 Hours
			ation Mode, Exceptions	and Interrupts,
<pre>/ector Tables, Stack Mem nstruction Sets: Assemb</pre>		_		
Fext1:3.1 - 3.7, 4.1 - 4.3	Ty Dasies, III	struction List, instru	detion Descriptions.	
Self-study	1 Identi	ify the applications	of stack operation	
component:			Il instructions in Cortex-M.	3
component.		NT – III	in more than the contex with	8 Hours
Jemory Systems, Mer			iew, Memory Maps, M	
	• •		Band Operations, Unalig	•
Exclusive Accesses, Endia	~	Termissions, Dit	Dand Operations, Chang	fied fransfers,
		$\mathbf{w}$ • The Pipeline A	Detailed Block Diagram,	<b>Bus Interfaces</b>
-		-	e External Private Peripher	
Connections, Reset types a				ui Dus, i ypicui
<b>Fext1:</b> 5.1 - 5.8, 6.1 - 6.7		Siluis.		
Self-study component:	1 Iden	tify the advantages	and disadvantages of big E	dian and little
ben study component.		an processor.		
		1	et signals in Cortex-M3.	
		JNIT – IV		8 Hours
<b>Exceptions:</b> Exception			y, Vector Tables, Interru	
			<i>,</i>	r p and and
renaing denavior. rann				
Pending Behavior, Fault 1 The NVIC and Interru		NVIC Overview. th	e Basic Interrupt Configur	ation, Example



Chaini	ng Interrupts. Late	Arrivals, More on the Except	Exception Exits, ion Return Value,	_		
	d to Interrupts.		· · · · · · · · · · · · · · · · · · ·	, , , , , , , , , , , , , , , , , , ,		
	.1 - 7.5, 8.1 - 8.4, 9.1	- 9.8				
<b>Self-study component:</b> 1. Discuss the applications of Systick timer.						
		2. Understand the concept	ot of supervisor cal	ls and pendable service		
		call				
		UNIT – V		8 Hours		
Cortex-	-M3 Programming	g: Overview, A Typical Devel	opment Flow, CM	SIS, using Assembly,		
Jsing E	Exclusive Access fo	r Semaphores, Using Bit Ban	d for Semaphores,	Working with Bit Field		
Extract	and Table Branch.					
Excepti	ions Programming	g: Using Interrupts, Exception	/Interrupt Handlers	s, Software Interrupts,		
Exampl	e of Vector Table	Relocation, Using SVC, SVC	Example: Use for	text message output		
	ns, Using SVC with					
		Features and System Behav		stem with Two Separate		
		k Alignment, Nonbase Thread	l Enable.			
		8, 11.1 - 11.7, 12.1 - 12.3	<u> </u>	·		
Self-st	udy component:	1. Give an example o	f a simple C p	rogram using Real vie		
		development site.				
		2. Discuss what happens				
Cours	e Outcomes: On co	ompletion of this course, stude	ents are able to:			
			Bloom's	Program		
COs	Course Outcom	es with Action verbs for the	Taxonomy	Outcome		
	Course topics		Level	Addressed (PO		
<b>CO1</b>	A nnly the knowle	dge of basic Controller to	Understand	#) with BTL PO1(L1)		
COI		hitecture, instruction set,	and	FOI(LI)		
		and other features of ARM	Apply			
	cortex-M3 process		Арріу			
CO2		ent peripheral components	Analyze	<b>PO2(L2)</b>		
00-		RM cortex-M3 processor.	111111 y 20			
<b>CO3</b>	<b>Interpret</b> the ARM		Evaluate	PO2(L2)		
005	-	rupts and exceptions.	Lvaluate	102(L2)		
<b>CO4</b>		dded system applications for	Create	PO3(L2)		
004	-	tion using the Basic	Create			
		ex M-3 and using 'C'				
	Programming.					
CO5	<u> </u>	using Modern tools.	Create	PO5(L2)		
	ook(s):	6		/		
		Guide to the ARM Corte	ex-M3" by Josen	ohYiu, 2ndedition,		
			v 1	,		
	Newnes, (Elsevier)	), ISBN:978-0-7506-8534-4,2				

1. "ARM Assembly Language Fundamentals and Techniques", William Hohland ChristopherHinds, 2ndedition, ISBN 9781482229851, 2014, CRC (TaylorandFrancis)



2. "ARMSystem-On-Chip Architecture" SteveFurber, 2ndedition, Pearson, ISBN: 9788131708408, 8131708403, 2015.

#### Web and Video link(s):

1. NPTELCourse by Prof.IndranilSenguptaDept.of Computer Science and Engineering IIT Kharagpur, <u>https://nptel.ac.in/courses/106/105/106105193/</u>

#### E-Books/Resources:

1. http://centaur.sch.bme.hu/~holcsik_t/sem/The%20Definitive%20Guide%20to%20the%20AR M%20Cortex-M3.pdf

CO	PO1	PO2	PO3	PO4	PO5	PO6	P07	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3												3	
#2		3												3
#3		2												2
#4			2											
#5					2									



	Dig	ital Signal Proces	ssing				
[As per	Choice Based	Credit System (C SEMESTER -	BCS) & OBE Scheme] - V				
Course Code:		P21EC504	Credits:	04			
<b>Teaching Hours/Week</b>	(L:T:P):	3:0:2	CIE Marks:	50			
<b>Total Theory Teaching</b>	Total Theory Teaching Hours:40SEE Marks:50						
Course Learning Object	tives: This cou	urse will enable the	e students to:				
<ol> <li>Provide the desig</li> <li>Provide the desig</li> <li>Provide implementation</li> </ol>	ent Fast–Four n procedure of n of IIR filters ntation scheme	ier–Transform (FI f IIR filters and FI s from analog filter	FT) algorithms along with its R filters using different techn rs using different methods. Ilters using different methods	niques.			
1	-	UNIT – I		8 Hours			
time Signals, Discrete For transforms. Properties of	urier Transfor DFT– Periodia lution, use of I 7.1.4, 7.2.1 7. Additional pro Time reversal	ms, DFT as a linea city, linearity and DFT in linear filter 2.2, 7.2.3, 7.3.1 operties of DFT (c l, circular convolution	n Sampling and Reconstruction or transformation, its relation Symmetry Properties, Multip ring, overlap–save and overla dircular-time shift, Circular- f tion, parseval's relation). de for Computation of the	ship with other blication of two up–add method. Frequency shift,			
Tractical Topics.	DFT a and ph 2. Devel- given IDFT. 3. Devel-	and IDFT of a given ase spectrum. op MAT Lab co- sequences without op MAT Lab cod	ven sequence and to plot m de Circular convolution of it using function and using I e for Linear convolution us inbuilt function and simulate	agnitude the two DFT and ing DFT			
	U	JNIT – II		8 Hours			
Direct computation of DF the computation of DFT a <b>Text1:</b> 8.1, 8.1.1, 8.1.2, 8	<b>m (FFT) Algo</b> FT, Goertzel al and IDFT–dec 3.1.3, 8.1.5, 8.1	<b>rithms</b> : Efficient of gorithm, and chirp imation in–time an 1.6, 8.2	computation of the DFT (FF –z transform. Radix–2 FFT nd decimation–in –frequency	algorithm for algorithms.			
Self-study		of FFT algorithm.	(Using MATLAB or SCILA	B or any			
component: Practical Topics:	2. Devel correla	um of a given sequor op MAT Lab cation of the give rties. op MAT Lab co	ode for Computing the fruence using FFT and IFFT. code for Autocorrelation a en sequence and verification ode for voice and Music.	andCross on of its			



		UNIT – III		8 Hours				
FIR Filter Desig	n: Charac	cteristics of Practical Frequen	cy Selective filters, FIR					
Introduction to FI	R filters,	design of FIR filters using -	Rectangular and Hammi	ng windows, FIR				
filter design using	g frequen	cy sampling technique						
Text1: 10.1.2, 10	.2.1, 10.2	2.2, 10.2.3, 10.4						
Self-study comp	oonent:	Hanning window, Blackman	n window					
Practical Topics		1. Design and Develop MAT Lab code for FIR Filters to meet the						
-		given specifications u	ising Simulink.					
		2. Experiments Using D	igital Signal Processor (	ГMS320c54xx) And				
		Code Composer Stud	io (CCS)					
		a. Circular convolutio	on of the two given seque	nces.				
		UNIT – IV		8 Hours				
Design of IIR Fil	ters Fro	m Analog Filters (Butterwo	rth and Chebyshev) : C	haracteristics of				
		ers – Butterworth and Cheby						
		nvariance method. Mapping of						
	1	rence and bilinear transforma	11					
Text1: 10.3.1, 10	.3.2, 10.3	3.3,10.3.4,10.4.1						
Self-study comp	oonent:	1. Matched z transforms						
		2. Transform the analog	filter H(S) = $\frac{S+3}{(S+1)(S+2)}$ to	a digital filter				
		using Matched Z-Tra	(= )(= )					
Practical Topics	s:	1. Design and develop		Filters to meet				
Tructicui Topic	5.	the given specifications using Simulink.						
		2. Experiment Usin	-	Processor				
		-	Code Composer Studio					
			Point DFT of a given se					
		UNIT – V		8 Hours				
Implementation	of Discre	ete-Time Systems: Structure	s for IIR and FIR system					
		cade and parallel realization,						
<b>Text1:</b> 9.1, 9.2, 9		····· ···· ··· ··· ···· ······,						
Text 2: 12.1 to 12								
Self-study comp	onent	Speech processing.						
	jonent.		1					
<b>Practical Topics</b>	s:	1. Analyze the impulse	1 1 1	nse of a system using				
		MATLAB/SIMULINK						
		2. Analyze the operation of Basic Communication model using						
		Simulink.	va 3 kHz and than rama	ve. Interforance				
3. Noise: Add noise above 3 kHz and then remove; Interference suppression using 400 Hz tone.								
Course Outcom	es: On c	ompletion of this course, stud						
		L						
CO	_		Bloom's	Program				
		es with <i>Action verbs</i> for the	TaxonomyLevel	Outcome				
Course t	topics			Addressed (PO #) with BTL				
CO1 Explain a	and coly	e the DFT, FFT and Filters	TT. J					
problems			Understand and	PO1(L3)				
DIODIEINS	•		Apply	. ,				



# P.E.S. College of Engineering, Mandya

Department of Electronics & Communication Engineering

CO2	<b>Differentiate the</b> DFT, FFT, IDFT, IFFT and	Analyze	PO1(L1),PO2(L3)					
	filtering techniques.							
CO3	Appraise the discrete–time systems using	Evaluate	PO2(L2),PO3(L4)					
	various DSP approaches							
CO4	<b>Design</b> the FIR & IIR filters for given	Create	PO2(L2),PO3(L5)					
	specification							
CO5	Conduct experiments to verify DSP concepts	Create	PO3(L3),PO5(L3),PO9(L2)					
	and applications of DSP using Hardware DSP							
	board.							
Text Bo								
	'Digital Signal Processing – Principles Al							
	Monalakis, PHI / Pearson Education, 4th Edition,							
2. "	'Digital signal Processing''-A.Nagoor Kani, M	IcGraw hill ed	ucation,2 nd edition,New Delhi					
2	2012.ISBN-13: 978-0-07-008665-4, ISBN-10: 0-0	7-008665-6.						
Referer	nce Book(s):							
1.	"Discrete Time Signal Processing", Oppe	nheim and S	chaffer, PHI,2003, ISBN -					
	10:9332535035, ISBN-13:9789332535039.							
2.	"Digital Signal Processing", S. K. Mitra, Ta	ta Mc–Graw I	Hill, 3rd Edition, 2007.ISBN:					
	9780070667563, ISBN-007066756X.							
3.	"Digital Signal Processing", Lee Tan, Elsevie	er publications	, 2007.ISBN-9780124159822,					
]	ISBN-9780124158931.							
4. '	"Digital Signal Processing using MATLAB",Sa	anjit K Mitra, T	[°] MH, 2001					
5. "Digital Signal Processing using MATLAB", J.G. Proakis& Ingle, MGH, 2000								
Web an	nd Video link(s):							
http	://acl.digimat.in/nptel/courses/video/117102060/	<u>L01.html</u>						
E-Book	s/Resources:							
1. <u>http:</u>	//libgen.rs/book/index.php?md5=8FA146CE83	BC35BE9171	<u>560760124653</u>					
	/libgen.rs/book/index.php?md5=D4D60EB785							

#### PO2 PO5 CO PO1 PO3 **PO4 PO6 PO7 PO8 PO9** PO10 PO11 **PO12** PSO1 PSO2 #1 3 3 #2 2 3 2 3 #3 2 2 3 #4 2 3 2 #5 3 2 3



	Open Electiv E-Waste Manag							
		(CBCS) & OBE Scheme]	]					
Course Code:	P21EC5051	Credits:	03					
Teaching Hours/Week (L:T:P):	3:0:0	CIE Marks:	50					
Total Theory Teaching Hours:								
Course Learning Objectives:	I							
<ol> <li>Understand importance of Electrica</li> <li>Awareness about global rules and statistical</li> <li>Acquire knowledge of materials used</li> <li>Knowledge of Recycling and Recovers</li> <li>Analysis of typical electronic device</li> <li>To understand OEM and allied veneral Manufacturing standards.</li> </ol>	tandards with re ed in E & E proc very technologie es their constitue	spect to E-waste manager lucts and their disposition s. ents and recyclability.	1					
	UNIT – I		8 Hours					
Directive, Other Examples of Legislati WEEE, Socio-economic Factors, Logi Hierarchy and Markets for Recyclate, <b>Text1: PageNo:1 to 17, 24 to 35</b>								
component: purchase.	-	•						
	JNIT – II		8 Hours					
•	ronics, Overview Materials Occu hromium, Solde cuit Board Mater Precious Metals Polymeric Mater E Engineering T Impact Polystyre Engineering The Machines.	w, The RoHS Directive at r?, Lead, Brominated Fla ring and the Move to Lea tials, PCB Materials, Pro- , Encapsulants of Electro ials in Enclosures, Casing hermoplastics, Polycarbo ene (HIPS), Poly phenyle ermoplastics, Materials C	nd Prescribed me Retardants, ud-free Assembly, vision of Flame onic Components, gs and Panels, onate (PC), ABS (A ene oxide (PPO), omposition of WEEE,					
UN	IT – III		8 Hours					
Part-I Recycling and Recovery: Int Refrigeration Equipment, Cathode Ra Glass, Plastics, Emerging Technolo Extraction, Sensing Technologies, Pla Retardents. Part-II Integrated Approach to e	roduction, Sepa ay Tubes, Indivi ogies, Separatic astics to Liquid	dual Processes, Outputs n, Thermal Treatments Fuel, Plastics Containin	tment, Mixed WEEE, and Markets, Metals, s, Hydrometallurgical ng Brominated Flame					



Technologies, Sorting/Disassembly, Crushing/Diminution, Separation, Emerging Recycling and

Recovery Technologies, Automated Disassembly, Commintion, Separation, Thermal Treatments, Hydrometallurgical Extraction, Dry Capture Technologies, Biotechnological Capture, Sensing Technologies, Design for Recycling and Inverse, Manufacturing **Text 1: PageNo:91 to 107,111 to 120** 

# Self-study component: Present a report on e-waste management and recycling initiatives of companies like: SONY, Philips and Samsung etc.

UNIT – IV8 HoursSector-based Eco-design, Disassembly, Fasteners, RFIDs (Radio Frequency Identification Tags),<br/>Active Disassembly, Design Methodology and Resource Efficiency, Recycling, Constraints on<br/>Materials Selection, Eco-design Guidelines for Manufacturing.( Ch5. Pg.N0.141-160), Liquid Crystal<br/>Displays: from Devices to Recycling: Overview of Liquid Crystals Definition and Classification of<br/>Liquid Crystals, Molecular and Chemical Architecture of Liquid Crystals, The Mesophase: Types of<br/>Intermediate State of Matter, Physical Properties of Liquid Crystals and Material Requirements,<br/>Overview of Liquid Crystal Displays Based on Nematic Mesophase, Basic LCD Operating Principles,<br/>Types of Electro-optic LCD Devices, LCD Manufacturing Process, Environmental Legislation and<br/>Lifecycle Analysis. The WEEE Directive and LCDs, RoHS and REACH, Far East Environmental<br/>Measures, Lifecycle Analysis, Potentially Hazardous Constituents: Toxicity of LCD Constituents,<br/>Toxicity of Mercury and Backlighting, Toxicity of Liquid-crystal Mixture, Demanufacture and<br/>Recycling.

#### Text 1: PageNo:180-204

Self-study component:	Refer the websites: 1. https://www.epa.gov/, 2. https://sustainabilityguide.eu Understand the significance of sustainability.	f design for		
	UNIT – V 8 Hours			

UNIT – V8 HoursThe Role of Collective versus Individual Producer Responsibility in e-Waste Management: Key<br/>Learning's from Around the World: Brief Introduction to WEEE, The WEEE Directive, Producer<br/>Responsibility, Household and Non-household WEEE, E-waste and Its Environmental Impacts,<br/>Marking EEE Products, WEEE Collection Points, Product Categories and Waste Streams, Producer<br/>Compliance Schemes, Variations in National WEEE Laws, Background to Producer Responsibility,<br/>Defining Individual and Collective Producer, Responsibility, The WEEE Directive in Europe, The<br/>WEEE Directive's Approach to Individual and Collective Producer Responsibility, Implementation of<br/>Individual and Collective Producer Responsibility in the EU, ICT Milieu, The Netherlands, E-waste<br/>Laws and Voluntary Agreements in Other Countries, Japanese Electronics Take-back Directive,<br/>Product Take-back in the USA, Product Stewardship in Australia.

# Text 1: PageNo:161 to 164, 212 to 222Self-study component:Write a short note on "A model for optimal product recovery in the context of Extended Producer Responsibility".Course Outcomes: On completion of this course, students are able to:



## **P.E.S.** College of Engineering, Mandya

**Department of Electronics & Communication Engineering** 

COs	<b>Course Outcomes</b> with <i>Action verbs</i> for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
CO1	<b>Apply</b> the knowledge of basic sciences to understand the issues of Electrical and Electronic Equipment Wastes and societal responsibility.		PO1, PO7[L3]

CO2	<b>Analysis</b> of material used in current EEE and legislative directives.	PO2, [L3]
CO3	<b>Knowledge</b> of WEEE Directives, RoHS Directives, Health hazards, Recycling, Recovery technologies and future technologies.	PO1, [L4]
CO4	<b>Analyze t</b> ypical electronic ++devices and PCBs their constituent hazards, recyclability and treatment technologies.	PO2, [L3]
CO5	<b>Understand</b> need of waste management OEM and allied vendor responsibility to wards recyclable products and Manufacturing standards and nation wise initiatives.	PO2,PO7 [L2]

#### Text Book(s):

1. "Electronic Waste Management" edited by Ronald E. Hester, Roy M. Harrison, RSC Publishing. ISBN: 9780854041121.

#### **Reference Book(s):**

- "E-Waste: Management, Types & Challenges (Computer Science, Technology and Applications: Environmental Remediation Technologies, Regulations and Safety)". YuanChun Li, BanciLian Wang, Nova Science Publishers, 2012, ISBN: 1619422174.
- 2. "Electronic Waste: High-Impact Strategies What You Need to Know: Definitions, Adoptions, Impact, Benefits, Maturity, Vendors, Kevin Roebuck", Emereo Publishing, 2011. ISBN: 9781743339084.

CO	PO1	PO2	PO3	PO4	PO5	PO6	<b>PO7</b>	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3						1							2
#2		3											1	
#3						2	1							
#4							2						2	
#5		2					2							



	Principles of C			
[As per C		lit System (C. E <b>MESTER –</b>	BCS) & OBE Scheme] - V	
Course Code:	P21	EC5052	Credits:	03
Teaching Hours/Week (	L:T:P): 3:0:	:0	<b>CIE Marks:</b>	50
Total Theory Teaching	Hours: 40		SEE Marks:	50
Course Learning Objecti				
1. Provide the basic k	U		2	
-			d Frequency modulation.	
3. Explore the concep	-	-		
4. Explain the concep	-			
		-	Local Area Network	
6. Describe the impor		-	onones	
	UNIT			8 Hours
Introduction to Electroni		-		
Communication Systems, ⁷		ic Communic	ation, Modulation and Mu	ultiplexing, The
Electromagnetic Spectrum				c C
Amplitude Modulation F				centage of
Modulation, Sidebands and	I the Frequency D	omain, AM F	ower,	
Text 1:1.1-1.6, 3.1-3.4		1-4	- Data at a ma Constal Dad'	. D
•	Synchronous Deteo		e Detectors, Crystal Radio	o Receivers,
component:	UNIT			8 Hours
Fundamental of Frequen			as of Fraguency Modulat	
index and side bands, Freq				
Digital Communication T				ner heterodyne
receivers.	cenniques. Dusie		i bighai reproduction, bu	per neceroayne
Text 1: 5.1, 5.3, 5.5, 9.1,9.	2			
		e Modulation.	, Digital transmission of d	ata.
component:	I			
	UNIT –	III		8 Hours
Multiplexing and Demult	iplexing: Multiple	exing Princip	les, Frequency division M	Iultiplexing, Time-
Division Multiplexing, Pul	se-code Modulation	on, Duplexing	g	
Fundamentals of Networ	king and Local A	rea Network	ks: Network Fundamental	s, LAN hardware.
Text 1: 10.1-10.5, 12.1-12	.2			
Self-study	Ethernet LANs - 7	Fopology, En	coding, Speed, Transmiss	sion Medium, and
component:	Advanced Etherne	et.		
	UNIT			8 Hours
Satellite Communication		Satellite com	munication systems, Satel	lite Subsystems,
Ground Stations, Satellite	Applications,			
Text 1:17.1-17.5.				
Self-study component:	Make a study of	advances ma	de by India in Satellite co	mmunication



		UNIT – V		8 Hours		
Cell Ph	one Technologies:	Cellular Telephone Systems,	A Cellular Indu	stry Overview, 2G and 3G		
	Cell Phone System	s, Long Term Evolution and 4	G Cellular Syste	ems, Base Stations and small		
cells.						
Fext 1:	20.1-20.5.					
Self-st	tudy component:	1. WiMAX and Wireless	1			
		2. Case study: To improv	1 .			
				cheick, Case studies of		
		communications system	ms during harsh	environments: A review of		
		approaches, weakness	es, and limitation	ns to improve quality of		
		service, International J	ournal of Distri	buted Sensor Networks 2019		
		Vol. 15(2))				
Cours	se Outcomes: On co	ompletion of this course, stude	ents are able to:			
COs	Course Outcom	nes with Action verbs for the	Bloom's	Program Outcome		
	(	Course topics	Taxonomy	Addressed (PO #)		
			Level	with BTL		
001		nowledge Electronic and	Understand			
CO1	and digital commu	distinguish between analog	and Apply	PO1,L2		
	-	oncept of Networking and				
CO2	modulation techni	1 0	Apply	PO1,L2		
<b>CO1</b>		ceptual understanding of	A			
CO3		ess communications.	Apply	PO1,L2		
<b>CO4</b>	•	evel the use of various	Analyze	PO1,PO2,L2,L3		
	Communication T	1				
		rking of Cell Phone				
CO5	Technologies, mul	ectronic communication	Apply and	PO1,PO2,L2		
	systems.	ectronic communication	Analyze	, ,		
Fort R	ook(s):					
		Electronics Communication S	System" Louis	F Frenzel Ir $4^{\text{th}}$ edition		
-	-	337385-0, Mcgraw Hill Public	•			
Refere	nce Book(s):					
1.	"Digital Commun	<b>ication",</b> P. Ramakrishna Rao	, TATA McGra	w Hill,2011,		
	ISBN:9780070707					
		bile Communication" by Sar		0		
		dition, ISBN(10):81-224-2354	,			
	9780071436861, 00	Felecommunication", Lee W	.C. I, McGraw I	HIII, 2002, <b>ISB</b> IN:		
		<b>inications</b> ", Dennis Roddy,	4th Edition S	pecial Indian Edition		
		2013 McGraw–Hill, ISBN13		1		
	007785-1	,		,		
Web ai	nd Video link(s):					
	÷	rses.nptel.ac.in/noc22_ee05/pr				
	2.https://archive.np	tel.ac.in/courses/108/104/108	<u>104091/</u>			



#### E-Books/Resources: https://physicaeducator.files.wordpress.com/2018/03/principles-of-electronic-communicationsystem-by-luies.pdf

CO	PO1	PO2	PO3	PO4	PO5	PO6	<b>PO7</b>	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3												3	
#2	3												3	
#3	3												3	
#4	2	2											2	2
#5	3	2											3	2



		Biometrics		
[As per C	Choice Based		BCS) & OBE Scheme]	
[ F		SEMESTER –		
Course Code:		P21EC5053	Credits:	03
<b>Teaching Hours/Week</b> ()	L:T:P):	3:0:0	CIE Marks:	50
Total Theory Teaching I		40	SEE Marks:	50
Course Learning Objecti	ves: This con	urse aims to:		
<b>U U</b>		n biometrics and its	s modality.	
	-	cter recognition sys	•	
		ent physical biomet		
	-		ndian sign language.	
-	-	d concerns related t		
		y and multimodal b		
		ermarking techniqu		
• Summarize the sc	<u>+</u>	e of biometrics and	d its standards.	0.77
		UNIT – I		8 Hours
			rics, Types of biometric	
			metric matching (Templat	
			etric systems, Applications	of biometrics,
Benefits of biometrics vers				
	-		haracter recognition, Sys	
			ork for handwritten Charact	ter recognition,
Multilayer neural network		ten character recog	nition.	
Text 1: 1.1-1.9 and 2.1-2.6		• 1	•,•	
Self-study		agari numeral recog		
component:			anagari character recognit	ion using
		descriptor and hide	uen.	0 II anna
<b>FD'11</b>				8 Hours
			nition, Design of face reco	
	U ,		n video sequences, Chall	lenges in face
biometrics, Face recognition		-	-	• • • •
		,	f biometrics, Design of ret	
			method, Determination	of this region,
Applications of iris biomet		ages and disadvanta	ages.	
Text1: 3.1-3.8, 4.1-4.6, 4.8, 4		populition Smort At	tendance System (Reference	Danar
Self-study		0	2	•
component:			M., Almenhali, N., & Shat ndance system using deep t	
		0	er Science, 192, 4093-4102	
			ring retina and iris informa	
		IT – III		
Voin and Fingarnuir4			omotrica using voin tot	8 Hours
<b>e i</b>		,	ometrics using vein pat	- · ·
0 1	0 1	ogintion system, M	Inutiae extraction, Finger	print indexing,
Advantages and disadvanta <b>Biometric Hand Costure</b>	0	for Indian Sign	I anguago. Introduction	Racios of hand
			Language: Introduction, L), SIFT algorithm, Ad	
geometry, sign language	z, mutan s.	ign language (15	L), SII'I algorium, A	lvantages and



disadvantages. Text 1: 5.1 - 5.6, 5.8 and 6.1-6.5, 6.7.

Self-study component:	1. Study different practical hand gesture recognition techniques.
	2. Study Fingerprint Minutiae Extraction and Matching based on
	SIFT Features. (Reference Paper: Bakheet, S., Alsubai, S.,
	Alqahtani, A., & Binbusayyis, A. (2022). Robust Fingerprint
	Minutiae Extraction and Matching Based on Improved SIFT
	Features. Applied Sciences, 12(12), 6122.)

UNIT – IV

8 Hours

**Privacy Enhancement Using Biometrics:** Introduction, Privacy concerns associated with biometric deployments, Identity and privacy, Privacy concerns, Biometrics with privacy enhancement, Comparison of various biometrics in terms of privacy, Soft Biometrics.

**Biometric Cryptography and Multimodal Biometrics:** Introduction to biometric cryptography, General purpose cryptosystem, Modern cryptography and attacks, Symmetric key ciphers, Cryptographic algorithms, Introduction to multimodal biometrics, Basic architecture of multimodal biometrics, Multimodal biometrics using face and ear, Characteristics and advantages of multimodal biometrics.

Text 1:7.1-7.7 and 8.1-8.9

	UNIT – V	8 Hours
	Communications (ICSCCC) (pp. 90-95). IEEE.)	
	International Conference on Secure Cyber Co	omputing and
	Survey on security of biometric data using cryptograph	y. In 2021 2nd
	Paper: Thawre, A., Hariyale, A., & Chandavarkar, B. R	a. (2021, May).
	2. Study the security of biometric data using cryptograp	hy. (Reference
Self-study component:	1. AADHAAR: An application of multimodal biometrics.	

UNIT – V8 HoursWatermarking Techniques: Introduction, Data hiding methods, Basic framework of<br/>watermarking, Classification of watermarking, Applications of watermarking, Attacks on<br/>watermarks, Performance evaluation, Characteristics of watermarks, General watermarking<br/>process, Image watermarking techniques, Watermarking algorithm.

**Biometrics Scope and Future:** Scope and future market of biometrics, Biometric technologies, Applications of biometrics, Biometrics and information technology infrastructure, Role of biometrics in enterprise security, Role of biometrics in border security, Smart card technology and biometrics, Radio frequency identification (RFID) biometrics, DNA biometrics, Comparative study of various biometric techniques.

**Biometric Standards:** Introduction, Standard development Organizations, Application Programming Interface (API), Information Security and Biometric Standards, Biometric Template Interoperability.

Text1: 9.1- 9.11, 10.1-10.10 and 12.1-12.5.

	1. Understand the concepts of Digital Image Watermarking (Reference
Self-study component:	1 8 8 8
	Paper: Wadhera, S., Kamra, D., Rajpal, A., Jain, A., & Jain, V.
	(2022). A comprehensive review on digital image
	watermarking. arXiv preprint arXiv:2207.06909.
	2. List the scope of biometric devices in future security systems.
Course Outcomes: On co	ompletion of this course, students are able to:



## P.E.S. College of Engineering, Mandya

**Department of Electronics & Communication Engineering** 

COs	<b>Course Outcomes</b> with <i>Action verbs</i> for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
C01	<b>Explain</b> the basics of biometric modalities and features of the biometrics.	Analyze	PO2(L3)

CO2	<b>Apply</b> the various morphological operations for feature extraction in various biometrics.	Apply	PO1(L3)
CO3	Analyze the use of various biometrics.	Analyze	PO2(L3)
CO4	<b>Understand</b> the role of watermarking techniques in biometrics.	Understand and Apply	PO1(L2)

#### Text Book(s):

 "Biometrics: Concepts and Applications", G.R.Sinha, SandeepB.Patil, Wiley, 2013edition. ISBN: 13: 978-81-265-3865-2.

#### **Reference Book(s):**

- Samir Nanavati, Michael Thieme, Raj Nanavati, "Biometrics Identity Verification in a Networked World", Wiley-dreamtech India Pvt Ltd, New Delhi, 2003. ISBN: 978-0- 471-09945-1
- 2. Paul Reid, "Biometrics for Network Security", Pearson Education, New Delhi, 2004. ISBN 10: 8131716007.
- **3.** John R Vacca, **"Biometric Technologies and Verification Systems"**, Elsevier Inc, 2007. ISBN: 9780750679671.
- **4.** Anil K Jain, Patrick Flynn, Arun A Ross, **"Handbook of Biometrics"**, Springer, 2008. ISBN 978-0-387-71041-9

#### Web and Video link(s):

- 1. <u>https://www.digimat.in/nptel/courses/video/106104119/L22.html</u>
- 2. <u>https://www.youtube.com/watch?v=GMDggxifxqk</u>

#### **E-Books/Resources:**

- 1. <u>http://libgen.rs/book/index.php?md5=BD06463CF54045664E21537332BA95D4</u>
- 2. http://libgen.rs/book/index.php?md5=57E403ABF891F363697612ED3B61161F
- 3. <u>http://libgen.rs/book/index.php?md5=CB08E0F34881899E31B034753DD6D831</u>
- 4. <u>http://libgen.rs/book/index.php?md5=20A2D412E15640F3E50D132E8216BA39</u>
- 5. http://libgen.rs/book/index.php?md5=F23D36C457D852BBD206E694400A2ACD

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1		3												3
#2	3												3	
#3		3												3
#4	2												2	



	Sensors a	nd IOT	
[As per	•	stem (CBCS) & OBE Scheme] STER – V	
Course Code:			03
Teaching Hours/Week		CIE Marks:	50
Total Theory Teaching		SEE Marks:	50
	I.		20
Course Learning Object 1. To understand the fundation		hable the students to:	
2. To learn about the basic			
3. Illustrate Mechanism ar		ЮТ	
		Pi and apply Cloud services for I	OT systems
5. To learn about the fund		Tand apply cloud services for I	OT systems.
	UNIT – I		8 Hours
Introduction to Internet		nd Characteristics of IoT, Physic	
		ommunication APIs, IoT enable	
		g data analytics, Communication	
Embedded Systems, IoT L		5 data analytics, communication	i protocolo,
		nation, Cities, Environment, En	ergy, Retail.
Text 1: 1.1 to 1.5 and 2.1		,,,,,,,	
	Inventory management,	logistics. Agriculture	
component:			
<b>F</b>	UNIT – II		8 Hours
Internet of Thing and M	achine-to-Machine: In	troduction, M2M, Difference be	
•		troduction, M2M, Difference be rk Function Virtualization (NFV	tween IoT and
M2M, Software Defined F	Radio (SDR) and Netwo	troduction, M2M, Difference be rk Function Virtualization (NFV troduction, Python data types an	tween IoT and ().
M2M, Software Defined F IoT Systems – Logical D	Radio (SDR) and Netwo esign using Python: Int	rk Function Virtualization (NFV	tween IoT and ). d data structures,
M2M, Software Defined F IoT Systems – Logical D Control flow, Functions, N	Radio (SDR) and Netwo <b>esign using Python</b> : Int Modules, Packages, File	rk Function Virtualization (NFV troduction, Python data types an	tween IoT and ). d data structures,
M2M, Software Defined F IoT Systems – Logical D Control flow, Functions, N Text 1: 3.1 to 3.4.1 and 6	Radio (SDR) and Netwo esign using Python: Int Modules, Packages, File .3 to 6.10	rk Function Virtualization (NFV troduction, Python data types an	tween IoT and ). d data structures, s, Classes.
M2M, Software Defined F IoT Systems – Logical D Control flow, Functions, N Text 1: 3.1 to 3.4.1 and 6	Radio (SDR) and Netwo esign using Python: Int Modules, Packages, File .3 to 6.10	rk Function Virtualization (NFV troduction, Python data types an handling, Date/Time Operations	tween IoT and ). d data structures, s, Classes.
M2M, Software Defined F IoT Systems – Logical D Control flow, Functions, N Text 1: 3.1 to 3.4.1 and 6 Self-study	Radio (SDR) and Netwo esign using Python: Int Modules, Packages, File .3 to 6.10 Need for IoT manageme	rk Function Virtualization (NFV troduction, Python data types an handling, Date/Time Operations	tween IoT and ). d data structures, s, Classes. stems
M2M, Software Defined F IoT Systems – Logical D Control flow, Functions, N Text 1: 3.1 to 3.4.1 and 6 Self-study component:	Radio (SDR) and Netwo esign using Python: Int Modules, Packages, File .3 to 6.10 Need for IoT manageme UNIT – III	rk Function Virtualization (NFV roduction, Python data types an handling, Date/Time Operations ent systems, IoT management sy	tween IoT and '). d data structures, s, Classes. stems <b>8 Hours</b>
M2M, Software Defined F IoT Systems – Logical D Control flow, Functions, N Text 1: 3.1 to 3.4.1 and 6 Self-study component: IoT Physical Devices and	Radio (SDR) and Netwo esign using Python: Int Modules, Packages, File .3 to 6.10 Need for IoT manageme UNIT – III d Endpoints: What is an	rk Function Virtualization (NFV troduction, Python data types an handling, Date/Time Operations	tween IoT and T). d data structures, s, Classes. stems <b>8 Hours</b> ut the board, Linux
M2M, Software Defined F IoT Systems – Logical D Control flow, Functions, M Text 1: 3.1 to 3.4.1 and 6 Self-study component: IoT Physical Devices and on Raspberry Pi, Raspberr	Radio (SDR) and Netwo esign using Python: Int Modules, Packages, File .3 to 6.10 Need for IoT manageme UNIT – III d Endpoints: What is an ry Pi interfaces, Program	rk Function Virtualization (NFV roduction, Python data types an handling, Date/Time Operations ent systems, IoT management sy	tween IoT and T). d data structures, s, Classes. stems <b>8 Hours</b> ut the board, Linux
M2M, Software Defined F IoT Systems – Logical D Control flow, Functions, N Text 1: 3.1 to 3.4.1 and 6 Self-study component: IoT Physical Devices and on Raspberry Pi, Raspberr IOT Physical Servers an	Radio (SDR) and Netwo esign using Python: Int Modules, Packages, File .3 to 6.10 Need for IoT manageme <u>UNIT – III</u> d Endpoints: What is ar ry Pi interfaces, Program d Cloud Offerings: Int	rk Function Virtualization (NFV roduction, Python data types an handling, Date/Time Operations ent systems, IoT management sy n IOT device, Raspberry Pi, Abo nming Raspberry Pi with Python	tween IoT and T). d data structures, s, Classes. Stems <b>8 Hours</b> ut the board, Linux els and
M2M, Software Defined F IoT Systems – Logical D Control flow, Functions, N Text 1: 3.1 to 3.4.1 and 6 Self-study component: IoT Physical Devices and on Raspberry Pi, Raspberr IOT Physical Servers an	Radio (SDR) and Netwo esign using Python: Int Modules, Packages, File .3 to 6.10 Need for IoT manageme <u>UNIT – III</u> d Endpoints: What is ar ry Pi interfaces, Program d Cloud Offerings: Int	rk Function Virtualization (NFV roduction, Python data types an handling, Date/Time Operations ent systems, IoT management sy n IOT device, Raspberry Pi, Abo nming Raspberry Pi with Python roduction to Cloud storage mode	tween IoT and T). d data structures, s, Classes. Stems <b>8 Hours</b> ut the board, Linux els and
M2M, Software Defined F IoT Systems – Logical D Control flow, Functions, M Text 1: 3.1 to 3.4.1 and 6 Self-study component: IoT Physical Devices and on Raspberry Pi, Raspberr IOT Physical Servers an communication APIS, WA Framework-Django.	Radio (SDR) and Netwo esign using Python: Int Modules, Packages, File .3 to 6.10 Need for IoT manageme UNIT – III d Endpoints: What is an ry Pi interfaces, Program d Cloud Offerings: Int MP-AutoBahn for IOT	rk Function Virtualization (NFV roduction, Python data types an handling, Date/Time Operations ent systems, IoT management sy n IOT device, Raspberry Pi, Abo nming Raspberry Pi with Python roduction to Cloud storage mode	tween IoT and T). d data structures, s, Classes. Stems <b>8 Hours</b> ut the board, Linux els and
M2M, Software Defined F IoT Systems – Logical D Control flow, Functions, M Text 1: 3.1 to 3.4.1 and 6 Self-study component: IoT Physical Devices and on Raspberry Pi, Raspberr IOT Physical Servers an communication APIS, WA Framework-Django. Text 1: 7.1 to 7.6 and 8.1	Radio (SDR) and Netwo esign using Python: Int Modules, Packages, File .3 to 6.10 Need for IoT manageme UNIT – III H Endpoints: What is an ry Pi interfaces, Program d Cloud Offerings: Int MP-AutoBahn for IOT, to 8.4	rk Function Virtualization (NFV roduction, Python data types an handling, Date/Time Operations ent systems, IoT management sy n IOT device, Raspberry Pi, Abo nming Raspberry Pi with Python roduction to Cloud storage mode , Xively Cloud for IOT, Python V	tween IoT and (). d data structures, s, Classes. stems <b>8 Hours</b> ut the board, Linux els and Web –Application
M2M, Software Defined F IoT Systems – Logical D Control flow, Functions, M Text 1: 3.1 to 3.4.1 and 6 Self-study component: IoT Physical Devices and on Raspberry Pi, Raspberr IOT Physical Servers an communication APIS, WA Framework-Django.	Radio (SDR) and Netwo esign using Python: Int Modules, Packages, File .3 to 6.10 Need for IoT manageme UNIT – III I Endpoints: What is an ry Pi interfaces, Program d Cloud Offerings: Int MP-AutoBahn for IOT to 8.4 1. Understand the	rk Function Virtualization (NFV roduction, Python data types an handling, Date/Time Operations ent systems, IoT management sy n IOT device, Raspberry Pi, Abo nming Raspberry Pi with Python roduction to Cloud storage mode Xively Cloud for IOT, Python V concept of python packages of i	tween IoT and T). d data structures, s, Classes. Stems <b>8 Hours</b> ut the board, Linux  els and Web –Application nterest for IoT using
M2M, Software Defined F IoT Systems – Logical D Control flow, Functions, M Text 1: 3.1 to 3.4.1 and 6 Self-study component: IoT Physical Devices and on Raspberry Pi, Raspberr IOT Physical Servers an communication APIS, WA Framework-Django. Text 1: 7.1 to 7.6 and 8.1	Radio (SDR) and Netwo esign using Python: Int Modules, Packages, File .3 to 6.10 Need for IoT manageme UNIT – III d Endpoints: What is an ry Pi interfaces, Program d Cloud Offerings: Int MP-AutoBahn for IOT, to 8.4 1. Understand the Java Script Obj	rk Function Virtualization (NFV roduction, Python data types an handling, Date/Time Operations ent systems, IoT management sy n IOT device, Raspberry Pi, Abo nming Raspberry Pi with Python roduction to Cloud storage mode , Xively Cloud for IOT, Python V concept of python packages of i ect Notation (JSON). Develop a	tween IoT and T). d data structures, s, Classes. Stems <b>8 Hours</b> ut the board, Linux  els and Web –Application nterest for IoT using
M2M, Software Defined F IoT Systems – Logical D Control flow, Functions, M Text 1: 3.1 to 3.4.1 and 6 Self-study component: IoT Physical Devices and on Raspberry Pi, Raspberr IOT Physical Servers an communication APIS, WA Framework-Django. Text 1: 7.1 to 7.6 and 8.1	Radio (SDR) and Netwo esign using Python: Int Modules, Packages, File .3 to 6.10 Need for IoT manageme UNIT – III H Endpoints: What is an ry Pi interfaces, Program d Cloud Offerings: Int MP-AutoBahn for IOT to 8.4 1. Understand the Java Script Obj parsing XML fi	rk Function Virtualization (NFV roduction, Python data types an handling, Date/Time Operations ent systems, IoT management sy n IOT device, Raspberry Pi, Abo ming Raspberry Pi with Python roduction to Cloud storage mode Xively Cloud for IOT, Python V concept of python packages of i ect Notation (JSON). Develop a le (both creating and parsing).	tween IoT and (). d data structures, s, Classes. stems <b>8 Hours</b> ut the board, Linux els and Web –Application nterest for IoT using python code
M2M, Software Defined F IoT Systems – Logical D Control flow, Functions, M Text 1: 3.1 to 3.4.1 and 6 Self-study component: IoT Physical Devices and on Raspberry Pi, Raspberr IOT Physical Servers an communication APIS, WA Framework-Django. Text 1: 7.1 to 7.6 and 8.1	Radio (SDR) and Netwo esign using Python: Int Modules, Packages, File .3 to 6.10 Need for IoT manageme UNIT – III H Endpoints: What is an ry Pi interfaces, Program d Cloud Offerings: Int MP-AutoBahn for IOT to 8.4 1. Understand the Java Script Obj parsing XML fi	rk Function Virtualization (NFV roduction, Python data types an handling, Date/Time Operations ent systems, IoT management sy n IOT device, Raspberry Pi, Abo ming Raspberry Pi with Python roduction to Cloud storage mode Xively Cloud for IOT, Python V concept of python packages of i ect Notation (JSON). Develop a le (both creating and parsing). need of different IoT devices us	tween IoT and (). d data structures, s, Classes. stems <b>8 Hours</b> ut the board, Linux els and Web –Application nterest for IoT using python code



**Introduction:** Definition of Sensor and Actuator, The Domain of Physical Phenomena, Classification of Sensors and Actuators, Regarding the Energy Source, Regarding the Signal Conditioning, Regarding the Reference Value, Regarding the Complexity, Datasheets, Transfer Function, Sensitivity, Range, Accuracy, Precision, Hysteresis, Nonlinearity, Noise, Resolution, Bandwidth, Repeatability, Dead Zone, Saturation.

**Micro and Nanotechnology:** Introduction, Manufacture, Use of Silicon, Creation of a silicon dioxide layer by thermal oxidation, Chemical Deposition by Vapor, Photolithography, Bulk Micro fabrication, Superficial Micro fabrication, Application Examples.

	<b>study component:</b> 1. The specification of Vishay Semiconductors BPV10NF Photo Diode.								
		2. The concept of Linear (LVDT)	r Variable Dif	ferential Transformer					
		UNIT – V		8 Hours					
		ctric Field: Introduction, Forc		0 1					
		acement Sensor, Capacitive A							
Gyrosc Actuato	- · -	ingerprint Sensor, Electrostati	c Loudspeaker,	Electrostatic MEMS					
		cal Resistance: Introduction, 1	Definition of Fl	ectric Resistance					
		ent Sensors, Dependence of Re		,					
		ector, Thermistor, Integrated							
	vity with Deformati	· · · · · ·	1						
Fext 2:	3.1 to 3.9 and 4.1								
Self-st	udy component:	<ol> <li>The Working of Capacity</li> <li>The working of Electric</li> </ol>							
Cours	e Outcomes: On co	ompletion of this course, stude	ents are able to:						
	~ ~								
COs		<b>nes</b> with <i>Action verbs</i> for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL					
	(		Taxonomy	Addressed (PO #)					
	( Identify and Unde	Course topics	Taxonomy	Addressed (PO #) with BTL					
	Identify and Unde Physical devices to	Course topics rstand the requirement of	Taxonomy Level	Addressed (PO #)					
	Identify and Unde Physical devices to	Course topics rstand the requirement of o deploy on IoT application	Taxonomy Level Understand	Addressed (PO #) with BTL					
CO1	Identify and Unde Physical devices to which connect to t scenario	Course topics rstand the requirement of o deploy on IoT application	Taxonomy Level Understand	Addressed (PO #) with BTL					
CO1	Identify and Unde Physical devices to which connect to t scenario Analyze the Conce	Course topics rstand the requirement of o deploy on IoT application the cloud for real time	Taxonomy Level Understand	Addressed (PO #) with BTL					
CO1	Identify and Unde Physical devices to which connect to t scenario Analyze the Conce	Course topics rstand the requirement of o deploy on IoT application the cloud for real time ept of Cloud and Web control IoT devices and	Taxonomy Level Understand and Apply	Addressed (PO #) with BTL PO1 (L3)					
CO1	Identify and Unde Physical devices to which connect to t scenario Analyze the Conco services to access/ security of IoT dev	Course topics rstand the requirement of o deploy on IoT application the cloud for real time ept of Cloud and Web control IoT devices and	Taxonomy Level Understand and Apply	Addressed (PO #) with BTL PO1 (L3)					
CO1 CO2 CO3	Identify and Unde Physical devices to which connect to t scenario Analyze the Conco services to access/ security of IoT dev Analyze the essen	Course topics rstand the requirement of o deploy on IoT application the cloud for real time ept of Cloud and Web control IoT devices and vices	Taxonomy Level Understand and Apply Analyze	Addressed (PO #) with BTL PO1 (L3) PO1(L2),PO2 (L3)					

1. **"Internet of Things: A Hands-on Approach"**, ArshdeepBahga and Vijay Madisetti, Universities Press, 2015, ISBN:978-81-7371-954-7.

2. "Sensors and Actuators", Francisco Andre Correa Alegria, World Scientific Publishing Co.



Pte. Ltd, ISBN:978-981-124-251-9.

#### **Reference Book(s):**

- 1. "Designing the Internet of Things" by Adrian McEwen, Hakim Cassimally, First Edition, Wiley Publishers. ISBN- 9781118430651
- 2. "The Internet of Things", Michael Miller, First Edition, Pearson, 2015. ISBN-13: 978-0-7897-5400-4, ISBN-10: 0-7897-5400-22. "Designing Connected Products", Claire

Web and Video link(s): NPTEL course on <u>"INTRODUCTION TO IOT" by Prof. Sudeep Misra</u>IIT Kharagpur (133)INTRODUCTION TO IOT- PART-I – YouTube

E-Books/Resources:

http://libgen.rs/book/index.php?md5=C3B9C7BAFCFF42E0F9B4C3FBE631F16A

#### **Course Articulation Matrix (CAM)**

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3												3	
#2	2	3											2	3
#3	2	3											2	3
#4		2												2
#5		2	3											2



	rcuit Simulation Laborator				
[As per Choice Bas	sed Credit System (CBCS) & C	DBE Scheme]			
~ ~ .	SEMESTER – V				
Course Code:	P21ECL506	Credits:	01 50		
Teaching Hours/Week (L:T:P):	0-0-2 CIE Marks:				
Contact Period:	Lecture :2 Hr, Exam: 2Hr.	SEE Marks:	50		
This course aims to:					
1. Learning computer aided des	ign and simulation tools				
2. Design and verification of cir	cuits at system level.				
3. Capturing system requirement	ts and optimize design.				
<u>Course Content</u>					
The design flow must consists of th	8				
	PART –A				
Draw the schematic and perform					
	ce simulator for given specific	cation			
1. Clipper and Clamper Circ	cuit				
2. CMOS Inverter					
3. Current Controlled Volta					
4. Voltage Controlled Curre	nt Source				
5. Summing Amplifier					
	PART –B				
For the following set of experiment	ts the design flow must consis	sts of			
• Draw the schematic					
• Draw the PCB layout and ver					
• Generate the gerber file for g	iven specification				
1. Inverting amplifier					
2. Design a full adder using bas	ic gates.				
3. Monostable / Astable multivi					
4. Power supply design with reg					
5. Amplitude modulator					
Open ended experiments					
1. Temperature monitoring base	ed on environmental condition.				
2 Implement home sutemation					

2. Implement home automation with the help of relays.

# **Course Outcome (CO)**

CO #	Course Outcome	Bloom Taxonomy Levels	Program Outcome Addressed (PO #) with BTL
CO1	<b>Apply</b> the knowledge of the digital system to design the schematic in Pspice Orcad tools.	Apply and Analyze	PO1(L3), PO5 (L3)
CO2	<b>Interpret</b> the concept of transient and ac sweep analysis using Pspice Simulator	Analyze	PO2(L3), PO4 (L4)
CO3	<b>Design</b> PCB for the basic analog and digital circuit using Orcad tool	Apply and Analyze	PO3(L3), PO5 (L5)



CO4	Analyze and Optimize the circuit for given	Create	PO2(L2), PO3(L2),
	specification		<b>PO4(L4)</b> ,
			PO5(L3)

# **Course Articulation Matrix (CAM)**

CO	<b>PO1</b>	PO2	PO3	PO4	PO5	PO6	<b>PO7</b>	<b>PO8</b>	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3				3								3	
#2		3		3										3
#3			3		3									
#4		2	2	3	3									2



P.E.S. College of Engineering, Mandya

**Department of Electronics & Communication Engineering** 

Internship - II									
[As per Choice Based Credit System (CBCS) & OBE Scheme]									
	SEMESTE	$\mathbf{R} - \mathbf{V}$							
Course Code:	P21INT507	Credits:	02						
Teaching Hours/Week (L:T:P)	0:0:0	CIE Marks:	-						
Total Number of Teaching									
Hours:									
All the students registered to	III vear of BE shall h	ave to undergo a mandatory	internship of 04						

All the students registered to III year of BE shall have to undergo a mandatory internship of 04 weeks during the vacation of IV semesters in industrial/Govt./NGO/MSME/Rural Internship/Innovation/Entrepreneurship/AICTE Intern Shala/College Partnered Industries. A Semester End Examination (Presentation followed by Question Answer session) shall be conducted during V semester and the prescribed credit shall be included in the V semester grade card. The internship shall be considered as a head of passing and shall be considered for the award of degree. Those, who do not take up/complete the internship shall be declared fail and shall have to complete during subsequent Semester End Examination after satisfying the internship requirements. (The faculty coordinator or mentor has to monitor the students' internship progress and interact to guide them for the successful completion of the internship.)

Internship-II: SEE component will be the only seminar/Presentation and question answer session



[As per Choice Based	y <b>Enhancement S</b> Credit System (C. <b>SEMESTER – V</b>	BCS) & OBE Schem	e]						
Course Code:P21HSMC508Credits:01									
Teaching Hours/Week (L:T:P):0:2:0CIE Marks:50									
Total Number of Teaching Hours:   28   SEE Marks:   50									
<ul> <li>Course Learning Objectives: This course</li> <li>Apply programming constructs of</li> <li>Explore user-defined data structure solutions to problems.</li> <li>Design and Develop solutions to provide the solution of the provide solution of</li></ul>	C language to sol ures like arrays,	ve the real-world pro structures and point							
UNIT	– I		10 Hours						
Functions: Functions, User-defined Func	•	· • ·	rage Class, Programs						
Flow Examples, Simple Programs. <b>Functions:</b> Functions, User-defined Func <b>Arrays:</b> Arrays, Multi-dimensional Array <b>Self-Study:</b> Variables and constants	•	· • ·	rage Class, Programs						
Functions: Functions, User-defined Func Arrays: Arrays, Multi-dimensional Array Self-Study: Variables and constants UNIT	ys, Arrays & Func	· • ·	age Class, Programs						
Functions: Functions, User-defined Func Arrays: Arrays, Multi-dimensional Array Self-Study: Variables and constants	- II ointers and Function	tions, Programs.	10 Hours						
Functions: Functions, User-defined Func Arrays: Arrays, Multi-dimensional Array Self-Study: Variables and constants UNIT Problem solving through C - Pointers: Pointers, Pointers & Arrays, Po Examples. Strings: String Functions, String Example	<ul> <li>Arrays &amp; Function</li> <li>II</li> <li>Dinters and Function</li> <li>es, Programs.</li> </ul>	tions, Programs.	10 Hours						
Functions: Functions, User-defined Func Arrays: Arrays, Multi-dimensional Array Self-Study: Variables and constants UNIT Problem solving through C - Pointers: Pointers, Pointers & Arrays, Po Examples. Strings: String Functions, String Example Self-Study: Evaluation of Expression. UNIT - Problem solving through C -	<ul> <li>- II</li> <li>Dinters and Function</li> <li>es, Programs.</li> <li>- III</li> </ul>	bions, Programs.	10 Hours tion, Array & Pointe 08 Hours						
Functions: Functions, User-defined Func Arrays: Arrays, Multi-dimensional Array Self-Study: Variables and constants UNIT Problem solving through C - Pointers: Pointers, Pointers & Arrays, Po Examples. Strings: String Functions, String Example Self-Study: Evaluation of Expression. UNIT -	<ul> <li>- II</li> <li>Dinters and Function</li> <li>es, Programs.</li> <li>- III</li> </ul>	bions, Programs.	10 Hours tion, Array & Pointe 08 Hours						



**P.E.S. College of Engineering, Mandya** Department of Electronics & Communication Engineering

Course C	Course Outcomes: On completion of this course, students are able to:								
CO – 1:	Apply suitable programming constructs of C language to solve the given problem.								
CO – 2:	Explore user-defined data structures like arrays in implementing solutions to problems like searching and sorting.								
CO – 3:	Design and Develop solutions to problems using functions.								

#### **Text Book(s):**

- 1. The C Programming Language (2nd edition) by Brian Kernighan and Dennis Ritchie.
- 2. C in Depth by S K Srivastava and Deepali Srivastava.
- 3. Computer fundamentals and programming in c, "Reema Thareja", Oxford University, Second edition, 2017.

#### **Reference Book(s):**

1. E. Balaguruswamy, Programming in ANSI C, 7th Edition, Tata McGraw-Hill. Brian W. Kernighan and Dennis M. Ritchie, The 'C' Programming Language, Prentice Hall of India.

#### Web and Video link(s):

- 1. Problem Solving through Programming in C
  - https://archive.nptel.ac.in/courses/106/105/106105171/

CC	COURSE ARTICULATION MATRIX [Employability Enhancement Skills (EES) - V]												
COs	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	
CO-1	2	2	2	-	-	-	-	-	-	-	-	_	
СО-2	2	2	2	-	-	-	-	-	-	-	-	-	
СО-3	2	2	1	-	-	-	-	-	-	-	-	-	



	Connect and Responsi ased Credit System (CBCS) of SEMESTER – V									
Course Code:	P21UHV509	Credits:	01							
Teaching Hours/Week (L:T:P):	1:0:0	CIE Marks:	100							
Total Number of Teaching Hours:25+5SEE Marks:										
Course Outcomes: This course will enable	le the students to:									
• <b>Demonstrate</b> the know	e community and involve ledge about the culture and nsibilities and bond with t	d societal realities.	C							
	ledge gained towards sign									
community and the society at la										
•	elves a sense of social &	k civic responsibili	tv & utilize							
their knowledge in finding pract		-	•							
PART-I										
group of BE / B.Tech students. (ONE) as a documentary or a photo blog desc in folklore and literature – Objectives, PART-II	cribing the plant's origin,	its usage in daily li	-							
Heritage walk and crafts corner: connecting to people around through the documentary on evolution and practice outcomes.	neir history, knowing the c	city and its craftsma	n, photo blog and							
PART-III										
<b>Organic farming and waste manage</b> in neighboring villages, and implemen		anic farming, wet w	aste management							
PART-IV										
	Water conservation: Knowing the present practices in the surrounding villages and implementation in the campus, documentary or photoblog presenting the current practices – Objectives, Visit, case study, report,									
PART-V										
•										

**Food walk:** City's culinary practices, food lore, and indigenous materials of the region used in cooking – Objectives, Visit, case study, report, outcomes.



Course (	<b>Dutcomes:</b> On completion of this course, students are able to:		
COs	Course Outcomes with Action verbs for the Course topics	Bloom's Taxonomy Level	Level Indicator
CO1	<b>Identify</b> the needs of the community and involve them in problem <b>solving</b> .	Knowledge / Apply	L1 & L3
CO2	<b>Demonstrate</b> the knowledge about the culture and societal realities.	Understand	L2
CO3	<b>Develop</b> sense of responsibilities and bond with the local community	Apply	L4
CO4	Make use of the Knowledge gained towards significant contributions to the local community and the society at large.	Apply	L4
CO5	<b>Develop</b> among themselves a sense of social & civic responsibility & utilize their knowledge in finding practical solutions for individual and community problems.	Create	L6

#### **Course Articulation Matrix**

Mapping of Course Outcomes (CO) with Program Outcomes (POs) and Program Specific Outcomes (PSOs)

SI. No.	Course Outcome			P	rog	ran	nm	e O	utc	om	es			Programme Specific outcomes			
		1	2	3	4	5	6	7	8	9	10	11	12	1	2	3	
1	<b>Identify</b> the needs of the community and involve them in problem <b>solving</b> .	-	I	-	-	-	2	2	3	3	3	-	3	-	-	-	
2	<b>Demonstrate</b> the knowledge about the culture and societal realities.	١	I	I	-	-	2	2	3	3	3	I	3	-	I	-	
3	<b>Develop</b> sense of responsibilities and bond with the local community.	-	-	-	-	-	2	2	3	3	3	-	3	-	-	-	
4	Make use of the Knowledge gained towards significant contributions to the local community and the society at large.		_	_	-	_	2	2	3	3	3	-	3	_	-	-	
5	<b>Develop</b> among themselves a sense of social & civic responsibility & utilize their knowledge in finding practical solutions to individual and community problems.	-	-	-	-	-	2	2	3	3	3	-	3	-	-	-	



## **Guideline for Assessment Process:**

#### **Continuous Internal Evaluation (CIE) :**

After completion of the social connect and responsibility course, the student shall prepare, with daily diary/ report as reference and a comprehensive report in consultation with the faculty/mentor to indicate what he has observed and learned in the social connect period.

The report shall be evaluated on the basis of the following below criteria's or other relevant criteria pertaining to the activity completed.

- Planning and scheduling the social connect.
- Information/Data collected during the social connect.
- Analysis of the information/data and report writing.
- Presentation and interaction.

#### **<u>CIE Rubrics for Evaluation.</u>**

Report	Video presentation	Interaction	Total
10	05	05	20

#### Note:

- Video presentation of **4 to 5 min** in a team to be presented and the same to be uploaded in the department YouTube channel.
- The number of students in each team can be from **4 to 5** members.
- Each activities has to be evaluated on above basis that is [20 * 5 = 100 marks] for final total marks.

**Duration :** A total of 25 - 30 hours engagement per semester is required for the 5th semester of the B.E./B.Tech. program. The students will be divided into groups and each group will be handled by faculty mentor.



# **Pedagogy – Guidelines:**

# Special Note: NO SEE – Semester End Exam – Completely Practical and activities based evaluation

It may differ depending on local resources available for the study as well as environment and climatic differences, location and time of execution.

Sl No	Topic	Group size	Location	Activity execution	Reporting	Evaluation Of the Topic
1.       2.	Plantation and adoption of a tree: Heritage walk and crafts corner:	May be individual or team May be individual or team	Farmers land/ parks / Villages / roadside/ community area / College campus etc Temples / monumental places / Villages/ City Areas / Grama panchayat/ public associations/Govern ment Schemes officers/ campus etc	Site selection /proper consultation/Conti nuous monitoring/ Information board Site selection /proper consultation/Conti nuous monitoring/ Information board	Report should be submitted by individual to the concerned evaluation authority Report should be submitted by individual to the concerned evaluation authority	Evaluation as per the rubrics Of scheme and syllabus by Faculty Evaluation as per the rubrics Of scheme and syllabus by Faculty
3.	Organic farming and waste manageme nt:	May be individual or team	Farmers land / parks / Villages visits / roadside/ community area / College campus etc	Group selection / proper consultation / Continuous monitoring / Information board	Report should be submitted by individual to the concerned evaluation authority	Evaluation as per the rubrics Of scheme and syllabus by Faculty
4.	Water conservati on: & conservatio n techniques	May be individual or team	Villages/ City Areas / Grama panchayat/ public associations/Govern ment Schemes officers / campus etc	site selection / proper consultation/Conti nuous monitoring/ Information board	Report should be submitted by individual to the concerned evaluation authority	Evaluation as per the rubrics Of scheme and syllabus by Faculty
5.	Food walk: Practices in society	May be individual or team	Villages/ City Areas / Grama panchayat/ public associations/Govern ment Schemes officers/ campus etc	Group selection / proper consultation / Continuous monitoring / Information board	Report should be submitted by individual to the concerned evaluation authority	Evaluation as per the rubrics Of scheme and syllabus by Faculty



	An	alog CMOS VLS	I Design	
[As per		6	CBCS) & OBE Scheme]	
		SEMESTER -		
Course Code:		P21EC601	Credits:	03
Teaching Hours/Week	(L:T:P):	3:0:0	CIE Marks:	50
Total Number of Teach		40	SEE Marks:	50
Course Learning Object	0	I		
6.0		ce physics and mo	dels.	
			gnal analysis of amplifiers	
		0 0	amplifiers with analysis.	
-	-		ent mirrors and their appli	cations.
-		perational amplifie	11	
2	0		nathematical model of VC	Os.
	-	UNIT – I		8 Hours
Single– Stage Amplifiers	: MOS Devi	ce Models, Basic	Concepts, Common–Sourc	
Follower, Common–Gate			<b>F ()</b>	
Text 1: 2.4, 3.1to 3.5	U V	U		
Self-study component:	Design and	l simulate a single	stage Amplifier for given	requirements
Jer			, note the limitations and b	
		NIT – II		8 Hours
Differential Amplifiers:			Operation. Basic Differen	
Common–Mode Response	-		-	,
Text 1: 4.1 to 4.3, 4.4 to 4			,	
Self-study component:		d analyze the Diff	erence Amplifier.	
·	U	NIT – III	•	8 Hours
Passive and Active Curr	ent Mirrors	: Basic Current M	irrors Cascode Current Mi	rrors, Active
Current Mirrors.				
	-		tions: Explore and analyze	
	ect, Associat	tion of Poles with	Nodes Common source sta	ge Source
Followers.				
<b>Text 1:</b> and 5.1 to 5.3 and				
Self-study component:	•	-	ocedure of calculating Netw	
	0		Poles and Zeros (Ref: Ch.	10 of Network
			Valkenburg, PHI.)	
		$\frac{\mathbf{IT} - \mathbf{IV}}{\mathbf{v}}$		8 Hours
	-		ge, Cascode Stage and Diff	
			tage op-amp, Two stage op	o-amp, Gain
Boosting, Comparison, Co	ommon Mod	e feedback,		
Text 1: 6.4-6.6, 9.1 to 9.6		1 .1 1 1		
Self-study component:		1 0	of Fully differential OPAN	•
			atent No: US20180062583	
	-	$\frac{\mathbf{NIT} - \mathbf{V}}{\mathbf{NIT} - \mathbf{V}}$		8 Hours
	Input Range	imitations, Slew	rate, Power supply rejection	on, Noise in Op-
amps.	idonations T	Ding Oggilletere I	C Quaillatara Viltera C	ntnollod
		•	C Oscillators, Voltage–Co	ontrolled
Oscillators, Mathematical		CUS.		
Text 1: 9.7 to 9.9 14.1 to 1	14 <b>.</b> J			



Self-st	<b>udy component:</b> Read and explore the Qualcomm VCC	) design.	
Cours	e Outcomes: On completion of this course, students are a	ble to:	
COs	<b>Course Outcomes</b> with <i>Action verbs</i> for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
CO1	Use the knowledge of electronics circuit and circuit theory to understand the MOS devices and analog CMOS circuits	Understand & Apply	PO1 (L2)
CO2	<b>Compare</b> the different Analog CMOS VLSI circuits (Amplifiers, Op-amps, Oscillators)	Analyze	PO1(L2),PO2 (L3)
CO3	<b>Design</b> the analog CMOS circuits for the given Specifications.	Create	PO2(L2),PO3 (L3)
CO4	<b>Discuss</b> the analog CMOS circuits for Different applications.	Create	PO2(L2),PO3 (L3)
CO5	Simulate the analog CMOS circuits using modern tools.	Create	PO3(L2),PO5(L2),P O9 (L3)
<b>Fext B</b>	ook(s):		
	<b>Design of Analog CMOS Integrated Circuits</b> ", Behzao Indian Edition, 2008, ISBN:0-07-238032-2.	l Razavi, Tata	McGraw Hill,
	nce Book(s):		
	"CMOS Analog Circuit Design", Phillip E. Allen, Dor Press, 3 rd edition 2011, ISBN:9780199765072. "CMOS Circuit Design, Layout and Simulation", R.	C	•
۷.	Boyce, Prentice Hall of India, 1 st edition 2005, 10:0780334167.		•
ONLIN	E COURSES AND VIDEO LECTURES:		
	https://nptel.ac.in/courses/117/101/117101105/ (By Prof. )		
	https://nptel.ac.in/courses/108/106/108106105/ (By Pro SWAYAM:		

3. <u>https://swayam.gov.in/nd1_noc20_ee13/preview</u> (By Prof. Hardik Jeetendra Pandya, IISC, Bengaluru).

CO	<b>PO1</b>	PO2	PO3	PO4	PO5	<b>PO6</b>	<b>PO7</b>	<b>PO8</b>	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	2												2	
#2	2	3											2	3
#3		2	3											2
#4		2	3											2
#5			2		3				2					



	Profession	nal Elective	Course – II	
		ultimedia Com		
[As per	r Choice Based C	Credit System (	CBCS) & OBE Scheme]	
		EMESTER –		
Course Code:	]	P21EC6021	Credits:	03
<b>Teaching Hours/Week (L:</b>	T:P):	3:0:0	CIE Marks:	50
<b>Total Number of Teaching</b>	g Hours:	40	SEE Marks:	50
Course Learning Objective	s: This course w	ill enable the st	tudents to:	·
• Provide the knowledge	ge of probability,	information th	eory and source coding t	heorem.
• Analyze the efficient method.	data compression	n methods and	describe the most efficie	nt compression
• Develop the channel	model and chan	nel capacity the	eorem.	
• Describe the linear bl	ock codes, cyclid	codes and BC	H codes.	
• Explain the types of	multimedia netw	ork and its app	lications.	
		text and image	es and provide the unders	tanding of
digitization technique				
	UNIT			8 Hours
nformation Theory and So				
nformation, Average Mutua	l Information and	d Entropy, Info	rmation Measures for Co	ontinuous Random
/ariables, Relative Entropy,	Source Coding 7	Theorem, Huffr	nan Coding, Shannon-Fa	no-Elias Coding,
Arithmetic Coding, The Lem				
Optimum Quantizer Design,				
The JPEG Standard for Loss				
	less Compression	i, The JPEO St	andard for Lossy Compre	ession, video
Compression Standards.				
Fext 1: 1.1-1.18	1 Underst	and the proper	ties of codes and applic	ations of informatio
Self-study component:		and the proper	ties of codes and applic	ations of informatio
	theory.	d compare the	different lossy and lossle	an compression
	<u> </u>	-	uniterent lossy and lossic	8 Hours
Channel Capacity and Cod				
nformation Capacity Theore	em, Parallel Gaus	sian Channels,	The Shannon Limit, and	Channel Capacity
For MIMO Systems.			- les feu Europe Commention	Tutus des d'au ta
Error Control Coding (Cha				
Error Correcting Codes, basi				
Check Matrix, Decoding of a			6	
Probability of Error Correct	<i>, , , , , , , , , ,</i>	les, Hamming (	Codes, Low Density Pari	ty Check (LDPC)
Codes, Optimal Linear Code	S.			
Text 1: 2.1-2.8, 3.1-3.12				
Self-study component:	1. Identify	the practical A	pplications of MIMO sys	stem.
	2. Understa	and the uses of	Linear and non Linear b	lock codes.
	UNIT -	- III		8 Hours
Cyclic Codes: Introduction t	o Cyclic Codes,	Polynomials, T	The Division Algorithm f	or Polynomials, A
Method for Generating Cycli	•	•	-	•
Shortened Cyclic Codes.				
Bose–Chaudhuri Hocqueng	zhem (BCH) Co	des: Introducti	on to BCH Codes. Primi	tive Elements.
Minimal Polynomials, Gener				
BCH Codes, Decoding of BC				P105 01
-	H CODES REED-	Solomon Code	S	
Fext 1 · ⊿ 1_4 6     5 1_5 7	LH Codes, Reed-	Solomon Code	·S.	
<u>Fext 1: 4.1-4.6 , 5.1-5.7</u> 271 Scheme - V& VI Semes		Solomon Code	·S.	



P.E.S. College of Engineering, Mandya

Department of Electronics & Communication Engineering

Self-study component:		1. Discuss the concept of Convolut identify the noises associated.	ional Codes, AV	VGN Channel and
		2. Golay Codes, CRC Codes.		
		2. Conty Codes, Cite Codes.		
		UNIT – IV		8 Hours
		Introduction, Multimedia informatio		
		dcast television, ISDN and Broadbar		
	-	rsonal communication, Interactive ap	-	
	ns, App	lication and networking terminology	: Media types, C	ommunication
modes, Network types. <b>Fext 2: 1.1 to 1.5</b>				
Self-study component:	1.	Multimedia Electronic mail structu	re	
Sen-study component.	2.	Multipoint conferencing.		
	3.	Network QoS and Application QoS		
	01	UNIT –V		8 Hours
Multimedia Informatio	n Repr	esentation: Introduction, Digitization		
	_	sign, Text: Unformatted text, Format		
0		Digitized pictures, Audio: PCM spee		
Digital Video.				
Text 2: 2.1 to 2.5.1, 2.6	.1,2.6.2			
Self-study component:	1.	Digital cameras and scanners.		
	2.	CD-quality audio and Synthesized		
	3.	HDTV formats, PC video and video		
Course Outcomes: On	comple	tion of this course, students are able		T
			Bloom's	Level
COs Course Outcome	s with A	Action verbs for the Course topics	Taxonomy Level	Indicator
CO1 Use the knowledge	of mat	hematics to understand concepts of	II. de note n d Q	PO1 (L3)
		eory, communication channel and	Understand &	
source codes.			Apply	
e	nt sour	ce codes in communication	Analyze	PO1(L2),
channels.			Anaryze	PO2(L4)
		r a given specifications and evaluate	Create	PO2(L2),
for their error corre	U		Create	PO3(L3)
_		ks and types in Multimedia	Analyze	PO1
Communication an	d its ap	plications.	Anaryze	(L2),PO2(L3)
CO5 Simulate different	Source	codes using modern tool.		PO3 (L3),
			Create	PO5(L3),
				PO9(L3)
Text Book(s):				
		Coding and Cryptography", Ranja	n Daga 2rd aditi	on Toto MoCno
I INIOPMANON I		MILLO ALLA CVDIAOFALLA RALIA	n nose s enu	OU LARA MUCLERA

^{2. &}quot;**Multimedia Communications, Applications, Networks, Protocols and Standards**", Fred Halsall, Fifth Impression, Pearson, 2011.ISBN: 978-81-317-0994-8.



#### **Reference Book(s):**

- **1. "Digital Communication Systems",** Simon Haykin, John Wiley, 4thedition.ISBN-13: 978-0130426727.
- 2. "Error Control Coding", Shu Lin, Daniel J. Costello, Jr., 2nd Edition, Pearson.
- **3.** "Multimedia: Computing, Communications and Applications", Ralf Steinmetz and KlaraNabrsted, Pearson Education, 2004ISBN: 9788177584417.

#### Web and Video link(s):NPTEL Course links

- 1. <u>https://nptel.ac.in/courses/108/102/108102117/</u>
- 2. https://nptel.ac.in/courses/117/105/117105083/#

#### E-Books/Resources:

- 1. https://link.springer.com/book/10.1007/978-3-642-20347-3
- 2. https://link.springer.com/book/10.1007/978-3-319-05290-8

#### **Course Articulation Matrix (CAM)**

CO	PO1	PO2	PO3	PO4	PO5	PO6	<b>PO7</b>	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3												3	
#2	2	3											2	3
#3		2	3											2
#4	2	3											2	3
#5			3		3				3					



**Real Time Signal Processing using Simulink** [As per Choice Based Credit System (CBCS) & OBE Scheme] SEMESTER – VI **Course Code:** P21EC6022 **Credits:** 03 **Teaching Hours/Week (L:T:P):** 3:0:0 **CIE Marks:** 50 **Total Number of Teaching Hours: 40 SEE Marks:** 50 **Course Learning Objectives:** This course will enable the students to: 1. Understand and Master over the basics of signal processing using Matlab Simulink tool 2. Apply and implement various filter design in real time applications. 3. Analyze Real Time DSP Using STM32 and its importance. 4. Appreciate Embedded core generation and multi rate signal processing algorithm applications. UNIT – I 8 Hours Introduction To MATLAB SIMULINK Tool Introduction To MATLAB – Explore Various Toolboxes, Creating and Simulating a Model, Modelling Discrete Dynamic Systems, Simulink Solvers- Fixed Step and Variable Step Solvers. Link: https://fr.mathworks.com/products/simulink.html Signal Sampling and Quantization: Sampling of Continuous Signal, Signal Reconstruction Discrete Fourier Transform and Signal Spectrum: Discrete Fourier Transform, Amplitude Spectrum and Power Spectrum, Spectral Estimation Using Window Functions Text book: 2.1, 2.2, 4.1, 4.2 4.3 Self-study component: Zoom FFT UNIT – II **8 Hours** Finite Impulse Response Filter Design and Application Finite Impulse Response Filter Format, Fourier Transform Design, Window Method, Realization Structures of Finite Impulse Response Filters, Coefficient Accuracy Effects on Finite Impulse Response Filters Adaptive Filters and Applications: Introduction to Least Mean Square Adaptive Finite Impulse Response Filters, Basic Wiener Filter Theory and Least Mean Square Algorithm, Applications: Noise Cancellation, System Modeling, and Line Enhancement, Text book: 7.1, 7.2,7.3,7.7, 7.8, 10.1 10.2 10.3 **Self-study component:** Other Application Examples UNIT – III 8 Hours Infinite Impulse Response Filter Design Infinite Impulse Response Filter Format, Bilinear Transformation Design Method, Digital Butterworth and Chebyshev Filter Designs, Higher-Order Infinite Impulse Response Filter Design Using the Cascade Method, Polo-Zero Placement Method for Simple Infinite Impulse Response Filters, Realization Structures of Infinite Impulse Response Filter, Application: 60-Hz Hum Eliminator and Heart Rate Detection Using Electrocardiography Text book : 8.1, 8.2, 8.3, 8.4, 8.7, 8.8, 8.9, 8.10 Self-study component: | Coefficient Accuracy Effects on Infinite Impulse Response Filters UNIT – IV 8 Hours Multirate DSP Decimation, Interpolation, Sampling Rate Conversion by Integer and Non-Integer factor, Multi Stage Implementation, Multirate System Using Frames Concept, Working With Multi-Channel Signals,

#### Text book1: 12.1-12-4

P21 Scheme - V& VI Semester Syllabus



Self-st	udy component: Optimising Generator Code											
Sen-se	UNIT – V		8 Hours									
Embed	ded Code Generation: Introduction To Embedded Code	r. Generating F										
	res in Generated Code, Embedded Coder Build Process	-										
	l Code, Packaging Generator Code	,										
	tps://www.mathworks.com/help/ecoder/ug/generating-cod	le-using-embed	lded-coder.html									
	me DSP Using STM32:	0										
	Architecture, STM32 Cube Setup And IDE, Build Proced	ure and Makef	ile Concepts									
	nication Protocols (Uart, Spi, I2c), Reading Wav File from											
	ing Filtering on Live Audio Stream											
Link: <mark>h</mark>	tps://medium.com/@murugansaravanan369/introduct	ion-to-stm32-a	architecture-									
	269381,https://www.phippselectronics.com/stm32-cube											
https://	makefiletutorial.com/, https://www.digikey.in/en/make	r/projects/gett	ing-started-with-									
stm32-l	<pre>now-to-use-spi/09eab3dfe74c4d0391aaaa99b0a8ee17 ,</pre>											
https://	www.digikey.in/en/maker/projects/getting-started-with	<u>1-stm32-i2c-</u>										
	<u>e/ba8c2bfef2024654b5dd10012425fa23, https://commu</u>	nity.st.com/t5/	analog-and-									
	ow-to-play-audio-files-using-stm32-part-1/ta-p/49425											
Self-st	udy component:Volume And Mute Applications											
Cours	e Outcomes: On completion of this course, students are al	ole to:										
		Bloom's	Program									
COs	8											
	topics Level Addressed (PO #)											
	1		with <b>BTL</b>									
CO1	Explain and comprehend various spectrum analysis and	Understand	PO1(L3)									
	multirate DSP using Simulink tool	and Apply	FOI(L3)									
CO2	Apply transforms in implementing various embedded	Analyza	PO1(L1),PO2(L3)									
	code generation.	Analyze	FOI(L1),FO2(L3)									
CO3	Analyze and modify the adaptive filtering algorithms for	Evaluate	PO2(L2),PO3(L4)									
	improved performance.	Evaluate	PO2(L2),PO3(L4)									
CO4	Design the Filters for given specification in real time											
	signal processing applications	Create	PO2(L2),PO3(L5)									
CO5	Develop an interest to study about the real time DSP and											
	designing projects for processing the real time signal for	Create	PO3(L3),PO5(L3),PO9									
	practical applications		(L2)									
Text Bo	pok(s):											
2.	Li Tan, Digital Signal Processing - Fundamentals and App	lications, 3rd e	edition.									
Referen	nce Book(s):											
	STM32 Arm Programming for Embedded Systems: 14 M	•										
	by Shujen Chen (Author), Eshragh Ghaemi (Author), Muh		azidi (Author)									
	Mastering STM32 - Second Edition Author(s) Carmine N	Ioviello										
	d Video link(s):											
1 .htt	ps://www.mathworks.com/products/simulink.html											
E-Book	s/Resources:											
1.https:	//www.arm.com/-/media/global/resources/education/te	xtbooks/dsp-sa	ample-									
	.pdf?revision=0a9768b9-0a7a-42fe-aba9-	-										
-	-											



CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3												3	
#2	2	3											2	3
#3		2	3											2
#4		2	3											2
#5			3		3				2					



[As non Chains	Embedded System		
[As per Choice	SEMESTER – V	CBCS) & OBE Scheme]	
Course Code:	P21EC6023	Credits:	03
<b>Teaching Hours/Week (L:T:P)</b>	): 3:0:0	CIE Marks:	50
<b>Total Theory Teaching Hours:</b>	40	SEE Marks:	50
Course Learning Objectives: Th	nis course will enable th	e students to:	
<ul> <li>Understand basic component</li> </ul>	its of embedded systems	and its characteristic att	tributes
• Demonstrate the communication	ation interface required	to develop an embedded	system.
<ul> <li>Analyze embedded design p</li> </ul>	oroblem and develop sys	tem to meet the needs.	
• Use of Firmware design too	ls based the industry rec	juirements.	
• Develop a code for the embe	edded system using Em	bedded C.	
• Choose proper IDE for the	e design and follow th	e recent trends in the	embedded
system design.	UNIT – I		8 Hours
Introduction to Embedded Sys		bedded System, Embedd	
General Computing Systems, I			
Systems, Major Application Area			
Typical Embedded System: Gen			
and Actuators, Other System Con			j, ~~
<b>Text 1:</b> 1.1 to 1.6, 2.1.1, 2.2, 2.3,	-		
		bes from Adidas- the Inn	ovative Bonding
	ifestyle with Embedded		0
		application of embedded	design.
<b>I</b>	UNIT – II	**	8 Hours
Embedded networks: communic	cation interface. Onboard	d communication interfa	ce –I2C, SPI,
Serial peripheral interface (SPI), V			
485, USB, Infrared (IrDA), Bluet			
Text 1: 2.4, 2.4.1.1 to 2.4.1.3, 2.4	4.2 , 2.4.2.1 ,2.4.2.2 , 2.4	4.2.4, 2.4.2.5, 10.9	
Self-Study Component: 1. Und			ntroller Area
Netv	work (CAN), Wi-Fi etc.		
2. Und	lerstand different types of	of Device Drivers	
	UNIT – III		8 Hours
<b>Characteristics and Quality Att</b>	ributes of Embedded S	Systems: Characteristics	of an embedded
system, Quality attributes of embe	edded systems.		
Embedded System- Applicati	on and Domain Spe	ecific: Consumer (Was	shing Machine),
Automotive.			
Hardware Software Co-Design	e	6	
Software Co-Design, Computation	ional Models in Embe	edded Design, Introduc	tion to Unified
Modeling Language.			
<b>Text 1:3</b> .1, 3.2, 4.1, 4.2, 7.1 to 7.3			
• -	cuss How to use Or-CA		
2. Und	derstand schematic desig	gn using Or-CAD Captur	re CIS.



# **P.E.S. College of Engineering, Mandya** Department of Electronics & Communication Engineering

	UNIT – IV		8 Hours
Embedo	led Firmware Design and Development: Embedded Firmw	ware Design	Approaches
	ed Firmware Development Languages.		
	nming in Embedded C: Programming in Embedded C, C vs E	Embedded C,	Compiler vs
	ompiler, Using C in Embedded C.		
	0.1 to 9.3, 9.3.1, 9.3.2, 9.3.3.	1.0051	. 11
Self-Stu	<b>dy Component:</b> 1. Understand Embedded C programs to control		
	2. Design and develop any one application as p using embedded C.	er current inc	iustry need
	UNIT – V		0 11
Roal_T	Time Operating System (RTOS) based Embedded System	Design Oper	8 Hours
	Types of OS, Tasks, Process and Threads, Multiprocessin		
	ling, Task Synchronization, how to Choose an RTOS.	ing and wran	inusking, i u
	10.1 to 10.5, 10.8, 10.10		
Self-Stu	<b>ty Component:</b> 1. Analyze Threads, Processes and Scheduling:	Putting them	all together
	with programming.	-	-
	2. Understand different methods of task commu	nication.	
Course	<b>Outcomes:</b> On completion of this course, students are able to:		
			Program
			Outcome
COs	Course Outcomes with <i>Action verbs</i> for the Course topics	Bloom's	Addressed
		Taxonomy	( <b>PO</b> #)
		Level	with <b>BTL</b>
CO1	<b>Apply</b> the knowledge of Microcontrollers to understand and explain the concepts of Embedded systems.	Apply	PO1 [L2]
CO2	Analyze the different issues involved in embedded system	Analyze	PO1,PO2
	development using real time operating systems.	•	[L2,L3]
<b>CO3</b>	Relate and Analyze various communication interfaces involved in	Evaluate,	PO2, PO3
	designing embedded application	Analyze	[L2,L3]
<b>CO4</b>	<b>Develop</b> embedded system applications for a given specification using embedded firmware.	Develop, Create	PO3[L3]
CO5	Application of Embedded systems using Modern tools to meet		PO3,PO5,
005	the current industry requirements.	Design,	PO12
		Create	[L2,L3]
<b>Fext Bo</b>	ok(s):		
	roduction to Embedded Systems", Shibu K V, Tata Mc Graw Hil	Il Education	
Priva	te Limited, 2009,2 nd Edition, ISBN (13): 978-0-07-014589-4		
Referen	ce Book(s):		
	bedded Systems - A contemporary Design Tool", James H	K Peckol, Jo	hn
	y, 2008. ISBN: 978-1-119-45750-3.	1	. <b>.</b>
	<b>bedded Systems Design</b> ", An Introduction to Processes, Tools	s, and Techni	ques by
	oldS. Berger ISBN:1578200733 CMP Books© 2002 d Video link(s):		
	edded Systems Design: <u>https://youtu.be/TP1_F3IVjBc</u>		
	duction to Real Time Embedded Systems: https://nptel.ac.in/cou	urses/1081050	)57
-, mut	autor to real rine Embedded Systems. <u>https://ipter.de.iii/cot</u>	100100	



CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3												3	
#2	3	2											3	2
#3		3	2											3
#4			2											
#5			2		2							2		



ΓΔ		<b>Operating System</b>	ns CBCS) & OBE Scheme]	
	As per choice based	SEMESTER – V		
Course Code:		P21EC6024	Credits:	03
Teaching Hours/V	Veek (L:T:P):	3:0:0	CIE Marks:	50
Total Theory Tea		40	SEE Marks:	50
Course Learning Ob	viectives. This cours	e will enable the s	students to:	
0	Overview of the Ope			
	issues of Mutual E	<b>.</b>	L	
3. Discuss the p	principal requirement	nts for memory ma	anagement.	
	organization of the I			
5. Understand t	the spectrum of com	nputer security atta	icks.	
		NIT – I		8 Hours
			ves and Functions, The	
1 0 0	Major Achievemen	ts, Developments	Leading to Modern Ope	erating Systems,
Virtual Machines.				
-	and Control: What	Is a Process?, Pro	cess States, Process Des	cription, Process
Control	121			
Text 1: 2.1-2.5, 3.1 Self-study		nts of Multicora	watama	
component:		epts of Multicore S ution of the Opera		
component.	Learn the Excet	ution of the Opera	ung bystem.	
1	TT	NIT _ II		8 Hours
		NIT – II		8 Hours
÷	dlock and Starvation	n - Principles of D	eadlock, Deadlock Prev	ention, Deadlock
Avoidance, Deadloc	dlock and Starvation	n - Principles of D	eadlock, Deadlock Prev Strategy, Dining Philos	ention, Deadlock
Avoidance, Deadloc Text 1: 6.1 - 6.6	dlock and Starvation k Detection, An Int	n - Principles of D egrated Deadlock	Strategy, Dining Philos	ention, Deadlock ophers Problem.
Avoidance, Deadloc Text 1: 6.1 - 6.6 <b>Self-study</b>	dlock and Starvation k Detection, An Int	n - Principles of D egrated Deadlock		ention, Deadlock ophers Problem.
Avoidance, Deadloc Text 1: 6.1 - 6.6	dlock and Starvation k Detection, An Int Learn the Conce	n - Principles of D egrated Deadlock epts of Mutual Ex	Strategy, Dining Philos	ention, Deadlock ophers Problem.
Avoidance, Deadloc Text 1: 6.1 - 6.6 Self-study component:	dlock and Starvation ek Detection, An Int Learn the Conce UN	n - Principles of D egrated Deadlock epts of Mutual Ex NIT – III	Strategy, Dining Philos clusion and Semaphore.	ention, Deadlock ophers Problem. <b>8 Hours</b>
Avoidance, Deadloc Text 1: 6.1 - 6.6 Self-study component: Memory Managem	dlock and Starvation ck Detection, An Int Learn the Conce UN nent: Memory Mana	n - Principles of D egrated Deadlock epts of Mutual Ex NIT – III	Strategy, Dining Philos	ention, Deadlock ophers Problem. <b>8 Hours</b>
Avoidance, Deadloc Text 1: 6.1 - 6.6 Self-study component: Memory Managem Segmentation, Secur	dlock and Starvation ck Detection, An Int Learn the Conce UN nent: Memory Mana	n - Principles of D egrated Deadlock epts of Mutual Ex NIT – III	Strategy, Dining Philos clusion and Semaphore.	ention, Deadlock ophers Problem. <b>8 Hours</b>
Avoidance, Deadloc Text 1: 6.1 - 6.6 Self-study component: Memory Managem Segmentation, Secur Text 1: 7.1 - 7.5	dlock and Starvation ok Detection, An Int Learn the Conco UN nent: Memory Mana rity Issues.	n - Principles of D egrated Deadlock epts of Mutual Ex NIT – III agement Requirem	Strategy, Dining Philos clusion and Semaphore. nents, Memory Partition	ention, Deadlock ophers Problem. <b>8 Hours</b>
Avoidance, Deadloc Text 1: 6.1 - 6.6 Self-study component: Memory Managem Segmentation, Secur	dlock and Starvation ok Detection, An Int Learn the Conco UN nent: Memory Mana rity Issues.	n - Principles of D egrated Deadlock epts of Mutual Ex NIT – III agement Requirem	Strategy, Dining Philos clusion and Semaphore.	ention, Deadlock ophers Problem. <b>8 Hours</b>
Avoidance, Deadloc Text 1: 6.1 - 6.6 Self-study component: Memory Managem Segmentation, Secur Text 1: 7.1 - 7.5 Self-study	dlock and Starvation ok Detection, An Int Learn the Conco UN nent: Memory Mana rity Issues. Comment on Fi	n - Principles of D egrated Deadlock epts of Mutual Ex NIT – III agement Requirem	Strategy, Dining Philos clusion and Semaphore. nents, Memory Partition	ention, Deadlock ophers Problem. <b>8 Hours</b>
Avoidance, Deadloc Text 1: 6.1 - 6.6 Self-study component: Memory Managem Segmentation, Secur Text 1: 7.1 - 7.5 Self-study component:	dlock and Starvation ck Detection, An Int Learn the Conco UN nent: Memory Mana rity Issues. Comment on Fi UN	n - Principles of D egrated Deadlock epts of Mutual Ex NIT – III agement Requirem xed and Dynamic NIT – IV	Strategy, Dining Philos clusion and Semaphore. nents, Memory Partition Memory partitioning.	ention, Deadlock ophers Problem. 8 Hours ing, Paging, 8 Hours
Avoidance, Deadloc Text 1: 6.1 - 6.6 Self-study component: Memory Managem Segmentation, Secur Text 1: 7.1 - 7.5 Self-study component:	dlock and Starvation ck Detection, An Int Learn the Conco UN nent: Memory Mana rity Issues. Comment on Fi UN	n - Principles of D egrated Deadlock epts of Mutual Ex NIT – III agement Requirem xed and Dynamic NIT – IV	Strategy, Dining Philos clusion and Semaphore. nents, Memory Partition	ention, Deadlock ophers Problem. 8 Hours ing, Paging, 8 Hours
Avoidance, Deadloc Text 1: 6.1 - 6.6 Self-study component: Memory Managem Segmentation, Secur Text 1: 7.1 - 7.5 Self-study component: Uniprocessor Sche	dlock and Starvation ck Detection, An Int Learn the Conco UN nent: Memory Mana rity Issues. Comment on Fi UN	n - Principles of D egrated Deadlock epts of Mutual Ex NIT – III agement Requirem xed and Dynamic NIT – IV	Strategy, Dining Philos clusion and Semaphore. nents, Memory Partition Memory partitioning.	ention, Deadlock ophers Problem. 8 Hours ing, Paging, 8 Hours
Avoidance, Deadloc Text 1: 6.1 - 6.6 Self-study component: Memory Managem Segmentation, Secur Text 1: 7.1 - 7.5 Self-study component: Uniprocessor Sche UNIX Scheduling	dlock and Starvation ck Detection, An Int Learn the Conco UN nent: Memory Mana rity Issues. Comment on Fi UN eduling: Types of 1	n - Principles of D egrated Deadlock epts of Mutual Ex NIT – III agement Requirem xed and Dynamic NIT – IV Processor Schedu	Strategy, Dining Philos clusion and Semaphore. nents, Memory Partition Memory partitioning.	ention, Deadlock ophers Problem. <b>8 Hours</b> ing, Paging, <b>8 Hours</b> ithms, Traditiona
Avoidance, Deadloc Text 1: 6.1 - 6.6 Self-study component: Memory Managem Segmentation, Secur Text 1: 7.1 - 7.5 Self-study component: Uniprocessor Sche UNIX Scheduling Text 1: 9.1 - 9.3	dlock and Starvation ck Detection, An Int Learn the Conco UN nent: Memory Mana rity Issues. Comment on Fi UN eduling: Types of 1	n - Principles of D egrated Deadlock epts of Mutual Ex NIT – III agement Requirem xed and Dynamic NIT – IV Processor Schedu	Strategy, Dining Philos clusion and Semaphore. nents, Memory Partition Memory partitioning. ling, Scheduling Algor	ention, Deadlock ophers Problem. <b>8 Hours</b> ing, Paging, <b>8 Hours</b> ithms, Traditiona
Avoidance, Deadloc Text 1: 6.1 - 6.6 Self-study component: Memory Managem Segmentation, Secur Text 1: 7.1 - 7.5 Self-study component: Uniprocessor Sche UNIX Scheduling Text 1: 9.1 - 9.3 Self-study	dlock and Starvation ck Detection, An Int Learn the Conce UN nent: Memory Mana rity Issues. Comment on Fi UN eduling: Types of I Learn about Mu	n - Principles of D egrated Deadlock epts of Mutual Ex NIT – III agement Requirem xed and Dynamic NIT – IV Processor Schedu	Strategy, Dining Philos clusion and Semaphore. nents, Memory Partition Memory partitioning. ling, Scheduling Algor	ention, Deadlock ophers Problem. <b>8 Hours</b> ing, Paging, <b>8 Hours</b> ithms, Traditiona
Avoidance, Deadloc Text 1: 6.1 - 6.6 Self-study component: Memory Managem Segmentation, Secur Text 1: 7.1 - 7.5 Self-study component: Uniprocessor Sche UNIX Scheduling Text 1: 9.1 - 9.3 Self-study component:	dlock and Starvation k Detection, An Int Learn the Conco UN nent: Memory Mana rity Issues. Comment on Fi UN eduling: Types of I Learn about Mu UI	n - Principles of D egrated Deadlock epts of Mutual Ex NIT – III agement Requirem xed and Dynamic NIT – IV Processor Schedu	Strategy, Dining Philos clusion and Semaphore. nents, Memory Partition Memory partitioning. ling, Scheduling Algor	ention, Deadlock ophers Problem. <b>8 Hours</b> ing, Paging, <b>8 Hours</b> ithms, Traditional duling. <b>8 Hours</b>
Avoidance, Deadloc Text 1: 6.1 - 6.6 Self-study component: Memory Managem Segmentation, Secur Text 1: 7.1 - 7.5 Self-study component: UNIX Scheduling Text 1: 9.1 - 9.3 Self-study component: I/O Management a	dlock and Starvation k Detection, An Int Learn the Conce UN nent: Memory Mana rity Issues. Comment on Fi UN eduling: Types of I Learn about Mu UI ond Disk Schedulin	n - Principles of D egrated Deadlock epts of Mutual Ex NIT – III agement Requirem xed and Dynamic NIT – IV Processor Schedu altiprocessor Schedu NIT – V g: I/O Devices, O	Strategy, Dining Philos clusion and Semaphore. nents, Memory Partition Memory partitioning. ling, Scheduling Algor duling, Real-Time Sched	ention, Deadlock ophers Problem. <b>8 Hours</b> ing, Paging, <b>8 Hours</b> ithms, Traditiona duling. <b>8 Hours</b> unction,
Avoidance, Deadloc Text 1: 6.1 - 6.6 Self-study component: Memory Managem Segmentation, Secur Text 1: 7.1 - 7.5 Self-study component: UNIX Scheduling Text 1: 9.1 - 9.3 Self-study component: I/O Management a	dlock and Starvation k Detection, An Int Learn the Conco UN nent: Memory Mana rity Issues. Comment on Fi UN eduling: Types of I Learn about Mu UI and Disk Schedulin Design Issues, I/O Bu	n - Principles of D egrated Deadlock epts of Mutual Ex NIT – III agement Requirem xed and Dynamic NIT – IV Processor Schedu Iltiprocessor Schedu Str – V g: I/O Devices, O uffering, Disk Sch	Strategy, Dining Philos clusion and Semaphore. nents, Memory Partition Memory partitioning. ling, Scheduling Algor duling, Real-Time Sched rganization of the I/O Fu eduling, RAID, Disk Ca	ention, Deadlock ophers Problem. <b>8 Hours</b> ing, Paging, <b>8 Hours</b> ithms, Traditiona duling. <b>8 Hours</b> unction, ache.
Avoidance, Deadloc Text 1: 6.1 - 6.6 Self-study component: Memory Managem Segmentation, Secur Text 1: 7.1 - 7.5 Self-study component: UNIX Scheduling Text 1: 9.1 - 9.3 Self-study component: I/O Management a Operating System D	dlock and Starvation k Detection, An Int Learn the Conco UN nent: Memory Mana rity Issues. Comment on Fi UN eduling: Types of I Learn about Mu UI and Disk Schedulin Design Issues, I/O Bu	n - Principles of D egrated Deadlock epts of Mutual Ex NIT – III agement Requirem xed and Dynamic NIT – IV Processor Schedu Iltiprocessor Schedu Schedu Iltiprocessor Schedu	Strategy, Dining Philos clusion and Semaphore. nents, Memory Partition Memory partitioning. ling, Scheduling Algor duling, Real-Time Sched	ention, Deadlock ophers Problem. <b>8 Hours</b> ing, Paging, <b>8 Hours</b> ithms, Traditiona duling. <b>8 Hours</b> unction, ache.



COs	<b>Course Outcomes</b> with <i>Action verbs</i> for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
CO1	Understand the basic structure of operating system	Understand	PO1(L1)
	Interpret the key design areas that have been instrumental in the development of modern operating systems.	Apply	PO1(L3)
CO3	Examine the principal requirements for memory management and I/O management.	Analyze	PO2(L3)
	Distinguish among various types of security threats along with security techniques.	Analyze	PO1(L2),PO2(L3)
<b>Гехt В</b> 1. "С	ook(s): Derating Systems" by William Stallings, 7e, Pearson India. 332518803.	ISBN-13: 97	8-

1. Operating Systems" by Godbole, 3 edition, McGraw Hill India. ISBN-13: 978-0070702035

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	1												1	
#2	3												3	
#3	2	3											2	3
#4	2	3											2	3



	Fundame	entals of Network	Communication	
[As per			CBCS) & OBE Scheme]	
		SEMESTER -		
<b>Course Code:</b>		P21EC6025	Credits:	03
<b>Teaching Hours/Week</b>	(L:T:P):	3:0:0	<b>CIE Marks:</b>	50
<b>Total Number of Teach</b>	ing Hours:	40	SEE Marks:	50
Course Learning Object				
• Understand the evolution of the evolut			r associated services, an	d how services are
• Comprehend the st	tructure, fund	ctions, and protoco	ls of the OSI and TCP/IP	models.
1		•	eir dependency, and inter	
			Cs) and various types of n	etwork cables.
1 1		Ŭ	nd routing protocols.	
Explore Wide Area			associated protocols.	
		UNIT – I		8 Hours
Evolution of Communicat Examples of Protocols and		ks and their associ	ated services, Computer	Network Evolution
Self-study component:			f Computer Communicati and SSH Protocols.	on.
		NIT – II		8 Hours
Layered Architecture and	OSI Model,	OSI Unified View	of Protocols and Services	3,
TCP/IP: Architecture and	Routing Exa	amples.		
Self-study component:	-		he OSI Model and TCP/I	P Model in real-
	time imple			
		NIT – III		8 Hours
<b>TCP/IP</b> : TCP/IP Attribute				
IPv4 Addressing, Subnet I Network Interface Ada				
Requirements.			itures, selecting a Mic,	Haluwale Resource
Text 1:Ch-13, Ch-3.				
Self-study component:	Design a n	etwork that include	es a Hub connecting at lea	ast 5 end-user
	-	d verify its operation	-	
		IT – IV		8 Hours
<b>Computer Network Dev</b>	vices and C	Cables:Hubs, Bridg	ges, Routers, Switches,	Layer 3 Switches
Coaxial Cable, Twisted Pa	air Cable, Fil	ber Optics.	-	-
Text 1:Ch-5, Ch-4.				
Self-study component:		-	ith reference to the colleg	e network and
	-	lement various rout		
			ve the network for the ser	vices of Teachers,
		lents, and Office St	aff.	0 11
Wide Area Networks: In		V <b>NIT – V</b> to Telecommunica	tione WAN Utilization	8 Hours
Frame Relay.			uons, wan ounzanon,	Switching Services
Text1: Ch-7				
Self-study component:	1. Con	figure a WAN netw	vork and implement vario	us WAN protocols.



COs	<b>Course Outcomes</b> with <i>Action verbs</i> for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
CO1	<b>Explain</b> the historical development and significance of communication networks and their services.	L2	PO1[L2]
CO2	<b>Illustrate</b> the OSI and TCP/IP models, including the functions of each layer.	L2	PO1[L2]
CO3	<b>Explain</b> the roles of NICs and different types of network cables used in communication networks.	L2	PO1 [L2]
CO4	<b>Demonstrate</b> the functioning and application of various routing protocols in computer network communication.	L2	PO1, PO7 [L2]
CO5	<b>Analyze</b> and <b>characterize</b> the architecture, protocols, and technologies used in WANs.	L4	PO2 [L4]
	"Networking The Complete Reference", Third Edition, Rele McGraw-Hill. ISBN: 9780071827652. nce Book(s):	ased March 201	5, Publisher(s):
5.	"Computer Networks, A Top-Down Approach" FirouzMosharraf, Tata McGraw-Hill Education, 2011. ISE "Computer Networks", Andrew S. Tanenbaum, H 9789332518742.	3N 13: 978125	9001567.
4. 5.	nd Video link(s): https://www.coursera.org/learn/fundamentals-network- communications/lecture/d8HQs/evolution-of-communicati https://www.coursera.org/lecture/fundamentals-network-co		s/layered-
	architecture-and-osi-model-njImK ss/Resources:		
2.	https://www.coursera.org/learn/fundamentals-network-com https://dokumen.tips/documents/networking-the-complete- sandbergpdf.html?page=9		d-edition-bobbi-

CO	PO1	PO2	PO3	PO4	PO5	PO6	<b>PO7</b>	P08	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3												3	
#2	3												3	
#3	3												3	
#4	2						1						2	
#5		3												3



	Profession	nal Elective Co	ırse – III	
		nputer Organizati		
[As p			CS) & OBE Scheme]	
-		SEMESTER – VI		
Course Code:		P21EC6031	Credits:	03
<b>Teaching Hours/Wee</b>	k (L:T:P):	3:0:0	CIE Marks:	50
Total Theory Teaching		40	SEE Marks:	50
Course Learning Obje	ectives:			
		nizational issues of	a digital computer and c	ompare the
	machine instructi			-
2. Expose differen	t ways of commu	nication with I/O D	Devices.	
3. Notice how to p	erform computer	arithmetic operatio	on.	
4. Understand wor	king of processin	g unit using differe	ent bus structures.	
5. Illustrate differe	nt Types of mem	ory devices with th	eir principles.	
	LIN	NIT – I		8 Hours
RASIC STRUCTURE			onal Concepts, Performar	
			tion and Addresses, Men	
			sing Modes, Assembly L	
Text 1: Ch 1:1.3 to 1.6		equencing, Adures	sing woulds, Assembly L	anguage.
		of Computer Num	har representation and A	mithematic
Self-study component:		racter representation	ber representation and A	munneuc
component.		IT – II		8 Hours
				0 110015
INSTRUCTION SET		$\mathbf{DE}(\mathbf{C}_{1}, \mathbf{C}_{2}, \mathbf{C}_{2})$	L	····· · · · · · ·
			broutines, Additional ins	
BASIC INPUT/OUTP	UT: Accessing L	/O Devices-I/O De	vice Interface, Program	Controlled I/O,
BASIC INPUT/OUTP	UT: Accessing L	/O Devices-I/O De		Controlled I/O,
BASIC INPUT/OUTP Interrupts-Enabling and	<b>UT</b> : Accessing L Disabling Interr	/O Devices-I/O De upts, Handling Mul	vice Interface, Program	Controlled I/O, s.
BASIC INPUT/OUTP Interrupts-Enabling and	UT: Accessing L Disabling Interr GANIZATION:	/O Devices-I/O De upts, Handling Mul	vice Interface, Program tiple Devices, Exception	Controlled I/O, s.
BASIC INPUT/OUTP Interrupts-Enabling and INPUT/OUTPUT OR Asynchronous Bus, Art	UT: Accessing L Disabling Interro GANIZATION: Ditration.	/O Devices-I/O De upts, Handling Mul BusStructure, Bus	vice Interface, Program tiple Devices, Exception Operation-Synchronous	Controlled I/O, s.
BASIC INPUT/OUTP Interrupts-Enabling and INPUT/OUTPUT OR	UT: Accessing L Disabling Interro GANIZATION: Ditration.	O Devices-I/O Deupts, Handling Mul BusStructure, Bus 2.1,3.2.2,3.2.6.Ch 7	vice Interface, Program tiple Devices, Exception Operation-Synchronous	Controlled I/O, s.
BASIC INPUT/OUTP Interrupts-Enabling and INPUT/OUTPUT OR Asynchronous Bus, Art Text 1: Ch 2:2.7, 2.8.Cl	UT: Accessing L Disabling Interro GANIZATION: pitration. 13:3.1.1,3.1.2,3.2	O Devices-I/O Deupts, Handling Mul BusStructure, Bus 2.1,3.2.2,3.2.6.Ch 7	vice Interface, Program tiple Devices, Exception Operation-Synchronous	Controlled I/O, s.
BASIC INPUT/OUTP Interrupts-Enabling and INPUT/OUTPUT OR Asynchronous Bus, Art Text 1: Ch 2:2.7, 2.8.Cl Self-study	UT: Accessing L Disabling Interro GANIZATION: Ditration. 13:3.1.1,3.1.2,3.2 Stacks and Interf	/O Devices-I/O Deupts, Handling Mul BusStructure, Bus 2.1,3.2.2,3.2.6.Ch 7	vice Interface, Program tiple Devices, Exception Operation-Synchronous	Controlled I/O, s.
BASIC INPUT/OUTP Interrupts-Enabling and INPUT/OUTPUT OR Asynchronous Bus, Art Text 1: Ch 2:2.7, 2.8.Cl Self-study component:	UT: Accessing L Disabling Interro GANIZATION: Ditration. 13:3.1.1,3.1.2,3.2 Stacks and Interf UN	/O Devices-I/O De upts, Handling Mul BusStructure, Bus 2.1,3.2.2,3.2.6.Ch 7 face Circuits. IT – III	vice Interface, Program tiple Devices, Exception Operation-Synchronous :7.1,7.2.1,7.2.2,7.3.	Controlled I/O, s. Bus, <b>8 Hours</b>
BASIC INPUT/OUTP Interrupts-Enabling and INPUT/OUTPUT OR Asynchronous Bus, Art Text 1: Ch 2:2.7, 2.8.Cl Self-study component: Memory Management	UT: Accessing L Disabling Interro GANIZATION: Ditration. 13:3.1.1,3.1.2,3.2 Stacks and Interf UN	/O Devices-I/O De upts, Handling Mul BusStructure, Bus 2.1,3.2.2,3.2.6.Ch 7 face Circuits. IT – III	vice Interface, Program tiple Devices, Exception Operation-Synchronous	Controlled I/O, s. Bus, <b>8 Hours</b>
BASIC INPUT/OUTP Interrupts-Enabling and INPUT/OUTPUT OR Asynchronous Bus, Art Text 1: Ch 2:2.7, 2.8.Cl Self-study component: Memory Management Segmentation, Security	UT: Accessing L Disabling Interro GANIZATION: Ditration. 13:3.1.1,3.1.2,3.2 Stacks and Interf UN	/O Devices-I/O De upts, Handling Mul BusStructure, Bus 2.1,3.2.2,3.2.6.Ch 7 face Circuits. IT – III	vice Interface, Program tiple Devices, Exception Operation-Synchronous :7.1,7.2.1,7.2.2,7.3.	Controlled I/O, s. Bus, <b>8 Hours</b>
BASIC INPUT/OUTP Interrupts-Enabling and INPUT/OUTPUT OR Asynchronous Bus, Art Text 1: Ch 2:2.7, 2.8.Cl Self-study component: Memory Management Segmentation, Security Text 1: 6.1 - 6.5	UT: Accessing L Disabling Intern GANIZATION: Ditration. 13:3.1.1,3.1.2,3.2 Stacks and Interf UN :: Memory Manag Issues.	/O Devices-I/O De upts, Handling Mul BusStructure, Bus 2.1,3.2.2,3.2.6.Ch 7 face Circuits. IT – III	vice Interface, Program tiple Devices, Exception Operation-Synchronous :7.1,7.2.1,7.2.2,7.3.	Controlled I/O, s. Bus, <b>8 Hours</b>
BASIC INPUT/OUTP Interrupts-Enabling and INPUT/OUTPUT OR Asynchronous Bus, Art Text 1: Ch 2:2.7, 2.8.Cl Self-study component: Memory Management Segmentation, Security Text 1: 6.1 - 6.5 Self-study	UT: Accessing L Disabling Intern GANIZATION: Ditration. 13:3.1.1,3.1.2,3.2 Stacks and Interf UN :: Memory Manag Issues.	/O Devices-I/O De upts, Handling Mul BusStructure, Bus 2.1,3.2.2,3.2.6.Ch 7 face Circuits. IT – III gement Requiremen	vice Interface, Program tiple Devices, Exception Operation-Synchronous :7.1,7.2.1,7.2.2,7.3.	Controlled I/O, s. Bus, <b>8 Hours</b>
BASIC INPUT/OUTP Interrupts-Enabling and INPUT/OUTPUT OR Asynchronous Bus, Art Text 1: Ch 2:2.7, 2.8.Cl Self-study component: Memory Management Segmentation, Security Text 1: 6.1 - 6.5	UT: Accessing L Disabling Intern GANIZATION: Ditration. 13:3.1.1,3.1.2,3.2 Stacks and Interf UN :: Memory Manag Issues. Read Only Mem	/O Devices-I/O De upts, Handling Mul BusStructure, Bus 2.1,3.2.2,3.2.6.Ch 7 face Circuits. IT – III gement Requiremen	vice Interface, Program tiple Devices, Exception Operation-Synchronous :7.1,7.2.1,7.2.2,7.3.	Controlled I/O, s. Bus, <b>8 Hours</b>
BASIC INPUT/OUTP Interrupts-Enabling and INPUT/OUTPUT OR Asynchronous Bus, Art Text 1: Ch 2:2.7, 2.8.Cl Self-study component: Memory Management Segmentation, Security Text 1: 6.1 - 6.5 Self-study component:	UT: Accessing L Disabling Intern GANIZATION: Ditration. 13:3.1.1,3.1.2,3.2 Stacks and Interf UN : Memory Manag Issues. Read Only Mem UN	/O Devices-I/O Deupts, Handling Mul BusStructure, Bus 2.1,3.2.2,3.2.6.Ch 7 face Circuits. IT – III gement Requirement ories and Direct Ma	vice Interface, Program tiple Devices, Exception Operation-Synchronous :7.1,7.2.1,7.2.2,7.3.	Controlled I/O, s. Bus, <b>8 Hours</b> , Paging, <b>8 Hours</b>
BASIC INPUT/OUTP Interrupts-Enabling and INPUT/OUTPUT OR Asynchronous Bus, Art Text 1: Ch 2:2.7, 2.8.Cl Self-study component: Memory Management Segmentation, Security Text 1: 6.1 - 6.5 Self-study component: BASIC PROCESSING	UT: Accessing L Disabling Intern GANIZATION: Ditration. 13:3.1.1,3.1.2,3.2 Stacks and Interf UN :: Memory Manag Issues. Read Only Mem UN G UNIT: Some Fo	/O Devices-I/O Deupts, Handling Mul BusStructure, Bus 2.1,3.2.2,3.2.6.Ch 7 Face Circuits. IT – III gement Requirement ories and Direct Ma IT – IV undamental Concep	vice Interface, Program tiple Devices, Exception Operation-Synchronous :7.1,7.2.1,7.2.2,7.3. nts, Memory Partitioning emory Access	Controlled I/O, s. Bus, <b>8 Hours</b> , Paging, <b>8 Hours</b> h, Hardware
BASIC INPUT/OUTP Interrupts-Enabling and INPUT/OUTPUT OR Asynchronous Bus, Art Text 1: Ch 2:2.7, 2.8.Cl Self-study component: Memory Management Segmentation, Security Text 1: 6.1 - 6.5 Self-study component: BASIC PROCESSING	UT: Accessing L Disabling Intern GANIZATION: Ditration. 13:3.1.1,3.1.2,3.2 Stacks and Interf UN :: Memory Manag Issues. Read Only Mem UN G UNIT: Some Fo	/O Devices-I/O Deupts, Handling Mul BusStructure, Bus 2.1,3.2.2,3.2.6.Ch 7 Face Circuits. IT – III gement Requirement ories and Direct Ma IT – IV undamental Concep	vice Interface, Program tiple Devices, Exception Operation-Synchronous :7.1,7.2.1,7.2.2,7.3.	Controlled I/O, s. Bus, <b>8 Hours</b> , Paging, <b>8 Hours</b> h, Hardware
BASIC INPUT/OUTP Interrupts-Enabling and INPUT/OUTPUT OR Asynchronous Bus, Art Text 1: Ch 2:2.7, 2.8.Cl Self-study component: Memory Management Segmentation, Security Text 1: 6.1 - 6.5 Self-study component: BASIC PROCESSINC Components, Instructio Text 1: Ch 5:5.1 to 5.6.	UT: Accessing L Disabling Intern GANIZATION: Ditration. a 3:3.1.1,3.1.2,3.2 Stacks and Interf UN : Memory Manag Issues. Read Only Mem UN G UNIT: Some Fun n Fetch and Exec	/O Devices-I/O Deupts, Handling Mul BusStructure, Bus 2.1,3.2.2,3.2.6.Ch 7 face Circuits. IT – III gement Requirement ories and Direct Ma IT – IV undamental Concep- pution Steps, Control	vice Interface, Program tiple Devices, Exception Operation-Synchronous :7.1,7.2.1,7.2.2,7.3. nts, Memory Partitioning emory Access	Controlled I/O, s. Bus, <b>8 Hours</b> , Paging, <b>8 Hours</b> h, Hardware
BASIC INPUT/OUTP Interrupts-Enabling and INPUT/OUTPUT OR Asynchronous Bus, Art Text 1: Ch 2:2.7, 2.8.Cl Self-study component: Memory Management Segmentation, Security Text 1: 6.1 - 6.5 Self-study component: BASIC PROCESSING Components, Instructio	UT: Accessing L Disabling Intern GANIZATION: Ditration. 13:3.1.1,3.1.2,3.2 Stacks and Interf UN :: Memory Manag Issues. Read Only Mem UN G UNIT: Some Fo	/O Devices-I/O Deupts, Handling Mul BusStructure, Bus 2.1,3.2.2,3.2.6.Ch 7 face Circuits. IT – III gement Requirement ories and Direct Ma IT – IV undamental Concep- pution Steps, Control	vice Interface, Program tiple Devices, Exception Operation-Synchronous :7.1,7.2.1,7.2.2,7.3. nts, Memory Partitioning emory Access	Controlled I/O s. Bus, <b>8 Hours</b> , Paging, <b>8 Hours</b> h, Hardware



	$\mathbf{UNIT} - \mathbf{V}$		8 Hours
Multip Numbe	<b>IMETIC:</b> Multiplication of Signed Numbers, Fast Iliers, Carry-Save Addition of Summands, Integer Divers and Operations.Ch 9: 9.4, 9.5.1,9.5.2,9.6,9.7.udyDesign of Fast Adders and Multiplication	ision, Introductio	n to Floating point
compo	•	n or onsigned in	millers.
_	se Outcomes: On completion of this course, students ar	e able to:	
COs	<b>Course Outcomes</b> with <i>Action verbs</i> for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
	Understand the operation and organization of a digital computer system.	Understand	PO1(L1)
	Apply the knowledge of assembly language/ algorithmi techniques to solve the given problem.	c Apply	PO1(L3)
	Analyze the given assembly language code snippet.	Analyze	PO1(L2),PO2(L3)
<b>CO4</b>	Design memory modules.	Create	PO3(L3)
Text B	ook(s):		
1.	Carl Hamacher, Zvonko Vranesic, Safwat Zaky, Embedded Systems, 6th Edition, Tata McGraw Hill.	Computer Organ	ization and
	nce Book(s):		
	ComputerOrganization&Architecture,WilliamStallings ComputerSystemsDesignandArchitecture,VincentP.He onEducation, 2004.		
Web a	nd Video link(s):		
1.	https://nptel.ac.in/courses/106/103/106103068/		
2.1	https://nptel.ac.in/content/storage2/courses/106103068/j	odf/coa.pdf	
4.	https://nptel.ac.in/courses/106/105/106105163/ https://nptel.ac.in/courses/106/106/106106092/ https://nptel.ac.in/courses/106/106/106106166/		

СО	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	1												1	
#2	3												3	
#3	2	3											2	3
#4			3											



	Digi	tal Image Proce	ssing						
[As p	er Choice Based	0	BCS) & OBE Scheme]						
Course Code:		P21EC6032	Credits:	03					
Teaching Hours/Wee	k (L:T:P):	3:0:0	CIE Marks:	50					
Total Theory Teaching Hours:40SEE Marks:50									
Course Learning Obje	ctives: This cour	se will enable the	e students to:						
<ol> <li>Understand the i</li> <li>Understand the N processing.</li> </ol>	mage enhanceme mage restoration Morphological O	ent techniques use techniques used perations and Seg	eessing. ed in digital image proc in digital image process gmentation used in digit tion in digital image pro	sing. tal image					
	UN	I – TI		8 Hours					
Digital Image Fundam DIP, Fundamental Steps Elements of Visual Perc discrimination, Image S Text 1: 1.1,1.3-1.5,2.1,2	in Digital Image eption: Structure ensing and Acqu 2.3,2.4	e Processing, Cor of the Human E isition, Image Sa	nponents of an Image P ye, Brightness Adaption mpling and Quantization	rocessing System, n and					
Self-study	-	•	sus matrix operations.						
component:	-	f Digital Image F l the Electromagr	-						
	•	ting digital image	1						
	· ·	IT – II		8 Hours					
Spatial Domain: The B Intensity Transformation	asics of Intensity	Transformation		ome Basic					
Transformation. Smoot Using The Second derive for image sharpening-The Filtering in the Freque of steps for Filtering in the Frequency Domain Filter	hing Spatial Filt ative for image s ne Gradient. Ency Domain: The the Frequency do ers.	ers: Order-Static harpening-The L ne basic of Filteri	Filters, <b>Sharpening S</b> aplacian, Using First-O ng in the Frequency Do	patial Filters: order derivatives omain: Summary					
Text 1: 3.1, 3.2, 3.5, 3.6		1							
Self-study component:1. Develop an algorithm to enhance image quality using histogram equalization2. Histogram Processing 3. Fundamentals of Spatial Filtering.									
<b>Restoration:</b> A model of		IT – III radation/Restorat	ion Process Noise mod	8 Hours					
the Presence of Noise O Degradation Function, I <b>Text 1: 5.1-5.4, 5.6-5.8</b>	nly using Spatial nverse Filtering,	Filtering and Fre	equency Domain Filteri	ng, Estimating the					
Self-study		an algorithm to a	dd various intensity lev	els of a given					
component:	noise to a	in image and rem	ove.						
	2. Linear Po	osition Invariant I	Degradations.						



# **P.E.S. College of Engineering, Mandya** Department of Electronics & Communication Engineering

				0 II auma	
Color	Image Process	UNIT – IV ng: Color Fundamentals, Color Models, Pse	audo-color Im	8 Hours	
	ty slicing and co			age Flocessing.	
		Processing: Erosion and Dilation, Opening	and Closing	the Hit-or-Miss	
		ic Morphological Algorithms: Thinning, Th			
	<b>: 6.1 - 6.3, 9.2-9</b>		licking.		
Self-s		1. Develop an algorithm to extract bo	undary nivels	of an image using	
	onent:	morphological operations	undary pixels	of all illiage using	
comp	onent.	2. Boundary Extraction			
		3. Hole Filling			
		4. Extraction of Connected componer	nts		
		UNIT – V	10.	8 Hours	
Segme	ntation · Point	Line, and Edge Detection, Thresholding: Fo	undation Onti		
-		SU'S Method, Region Based Segmentation.	-	uni giobui	
	: 10.2, 10.3, 10.				
Self-st		1. Define a procedure for estimating the	ne median of a	n image from its	
compo	v	histogram.			
••••• <b>•</b> •••		2. Threshold the image at the resulting	median value	and verify that the	
		foreground and background partition		•	
		size.	11	5 1	
Cours	se Outcomes: (	In completion of this course, students are ab	ole to:		
				n	
				Program	
COa	<b>Course Outco</b>	omes with Action verbs for the Course	Bloom's	Outcome	
COs	topics		Taxonomy	Addressed (PO #)	
			Level	with BTL	
CO1	Implement the	basic mathematical and signal processing	Understand		
	-	the different image processing stages.	and Apply	PO1(L1)	
CO2		<b>he</b> images in the spatial/frequency domain			
02	using various m		Analyze	PO2(L2)	
CO3	Distinguish the	e image through image segmentation.	Analyza	PO2(L2)	
		edge of image processing in Image	Analyze	1 02(L2)	
CO4			Apply	$\mathbf{DO1}(\mathbf{I} 2)$	
		olor, Morphological processing and	Apply	PO1(L3)	
		and Description .		DO2(12) DO5(12)	
CO5	<b>Develop</b> algorit	thms to perform image processing using	Create	PO3(L3),PO5(L3), PO9(L4)	
Tart D		a group and acquire team playing skills.		PO9(L4)	
<b>1 ехі Б</b> 1.	book(s): "Digital Image	e Processing", Rafael C. Gonzalez and Rich	ord E. Wooda		
1.		tion 2018, ISBN:9789353062989.		,	
		tion 2018, ISBN 9789555002989.			
	ence Book(s):	<b>D</b> . <b>N</b> GI GD II'' 7			
		Processing", S.Jayaraman, S.Esakkirajan, T	.Veerakumar,	Tata McGraw Hill	
	2014.		D 2004		
	4 T 4 T	-f D' - 4 - 1 I D 99 A T T'			
2.		s of Digital Image Processing", A. K. Jain,	Pearson 2004		
2. Web a	nd Video link(s	8):	Pearson 2004		
2.	nd Video link(s https://youtu.l		Pearson 2004		



#### E-Books/Resources:

1. <u>https://sde.uoc.ac.in/sites/default/files/sde_videos/Digital%20Image%20Process</u> <u>ing%203rd%20ed.%20-%20R.%20Gonzalez,%20R.%20Woods-ilovepdf-</u> <u>compressed.pdf</u>

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3												3	
#2		3												3
#3		3												3
#4	3												3	
#5			3		2				2					



[As pe	r Choice Based	esign for Testabi Credit System (C SEMESTER – V	CBCS) & OBE Scheme]	
Course Code:		P21EC6033	Credits:	03
<b>Teaching Hours/Week</b>	: (L:T:P):	3:0:0	<b>CIE Marks:</b>	50
<b>Total Theory Teaching</b>	g Hours:	40	<b>SEE Marks:</b>	50
At the end of the course to 1. Understand the si 2. Identify and categ 3. Interpret the Test Sequential Circui 4. Analyze the circu 5. Understand the tr 6. Articulate the tech boundary scan tes Introduction to Testing VLSI Testing, VLSI Tec Fault Modeling: Defects Models, A Glossary of F. Fext1: 1.1 to 1.4, 4.1 to	Course L the students sho gnificance and p gorize the faults Pattern Generat ts. its and device to ade-offs associa hniques, structu sting, and fault i UN : Introduction, 7 hnology Trends s, Errors, and Fa ault Models, Sin 4.5.	principles of testa in Integrated circ tion and related a est pattern genera ited with designin re and methods a <u>njection to impro</u> <b>NIT – I</b> Testing Philosopl Affecting Testin aults, Functional	ability in Integrated Circ cuits. Igorithms for Combinat itors for the circuits. ing for testability ssociated with built-in s ove testability ny, Role of Testing, Dig ig. Versus Structural Testin lt.	cuits. ional and self-test (BIST), <b>8 Hours</b> ital and Analog
		ue-Value Simulati		
	UN	IT – II		8 Hours
<b>FESTABILITY MEAS</b> MeasuresCombinational CircuitIdentification (RID), TesAlgorithms (Expect Adva <b>Fext1: 6.1-6.2, 7.1 to 7.5</b> Self-study	Test Generation ting as a Global anced Algorithm 5,	<b>n:</b> Algorithms ar Problem, Defini	nd Representations, Red	undancy
component:		C		
<u> </u>	UN	IT – III		8 Hours
Sequential Circuit Test Expansion Method, Simu Memory Test: Memory Test Notation, Fault Mod Text1: 8.1 to 8.2, 9.1-9.6	Generation: A alation-Based So Density and De leling.	TPG for Single-Cequential Circuit	ATPG.	
-		d Sequential Circ	cuit ATPG	
component:	Memory Testing			0.17
Digital DFT and Scan I Variations of Scan. Built-In Self-Test: The I Fext1: 14.1 to14.4,15.1,	<b>Design:</b> Ad-Hoc Economic Case			n Design,



<b>Bounda</b> Scan De	UNIT – V Self-Test: Memory BIST, Delay Fault BIST. Try Scan Standard: Motivation, System Configuration wit escription Language. 15.3, 15.4, 16.1-16.3.	h Boundary S	<b>8 Hours</b> Scan, Boundary					
Bounda Scan De Text 1: 2 Self-stu	<b>Self-Test:</b> Memory BIST, Delay Fault BIST. <b>Try Scan Standard:</b> Motivation, System Configuration wit escription Language. <b>15.3, 15.4, 16.1-16.3.</b>	h Boundary S	·					
Bounda Scan De Text 1: 2 Self-stu	<b>ry Scan Standard:</b> Motivation, System Configuration wit escription Language. <b>15.3, 15.4, 16.1-16.3.</b>	h Boundary S	can, Boundary					
Scan De Text 1: 1 Self-stu	escription Language. 15.3, 15.4, 16.1-16.3.	h Boundary S	can, Boundary					
Text 1: 1 Self-stu	15.3, 15.4, 16.1-16.3.							
Self-stu								
compor		TEST) for man	iutacturing faults in					
0		1 /						
Cours	e Outcomes: On completion of this course, students are ab	le to:						
COs	<b>Course Outcomes</b> with <i>Action verbs</i> for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO # with BTL					
	Apply the principles of testability in Integrated CircuitsUnderstandand categorize the faults in Integrated circuits.and Apply							
	nterpret the Test Pattern Generation and related logorithms for Combinational and Sequential Circuits.	PO1(L2),PO2(L3)						
	Analyze the circuits and device test pattern generators for he circuits.	PO1(L2),PO2(L4)						
e	Apply and Analyze the techniques, structure and methods associated with built-in self-test (BIST), boundary scan esting, and fault injection to improve testability	Apply and Analyze	PO1(L2),PO2(L4)					
Text Bo								
1. ] 	Michael L. Bushnell, Vishwani D. Agrawal, "Essentials O Festing For Digital, Memory And Mixed-Signal VLSI O KLUWER ACADEMIC PUBLISHERS NEW YORK, BOSTON LONDON, MOSCOW, 2016, ISBN13: 978-0-12-408082-9.	Circuits",	HT,					
	ce Book(s):							
	M. Abramovici, M. A. Breuer and A.D Friedman, "Digita laico Publishing House. P.K. Lala, "Digital Circuits Testing and Testability", Acade		l Testable Design"					
	d Video link(s):							
F-Book	s/Resources:							

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3												3	
#2	2	3											2	3
#3	2	3											2	3
#4	1	3											1	3



	6		e Learning in VLSI	
[As p		•	CBCS) & OBE Scheme]	
		SEMESTER – V		
Course Code:		P21EC6034	Credits:	03
Teaching Hours/Wee	k (L:T:P):	3:0:0	CIE Marks:	50
Total Theory Teachir	ng Hours:	40	SEE Marks:	50
Course Learning Obje	ctives. This cour	se will aims to:		
1. Understand about			ning	
2. Introduce to the		-	6	
3. Learn streaming	-			
4. Learn In-Memor	• •			
5. Familiarize Near		ecture.		
			verification and design.	
7. Understand stati				
		NIT – I	6	8 Hours
Introduction: Develop	-		ry, Neural Network Classifi	
Neural Network Frame		F	<b>,</b> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
Deep Learning: Neura		Deep Learning	Challenges	
<b>Text 1:•</b> Chapter 1 and		200p 2000-08		
Self-study	1	troduction to AI	and ML	
component:	•		ython for a neural network a	pplication.
		IT – II		8 Hours
Parallel Architecture:			U), NVIDIA Graphics Proce	
			Google Tensor Processing U	
Microsoft Catapult Fabi	-			().
-		h Streaming Pro	cessor, Graph core Intelligen	ce Processing
Unit	<b>J</b>	0	, , ,	8
Text 1:• Chapter 3 and	Chapter 4			
Self-study		action to NVIDL	A GPU applications, Tensor	flow.
component:	5			
<b>^</b>	UN	IT – III		8 Hours
In-Memory Computat			tris Accelerator, Neuro Strea	
Accelerator		,		
	cture: DaDianN	ao Supercomput	er, Cnvlutin Accelerator.	
Text 1:• Chapter 6 and		1 1		
· · · · · · · · · · · · · · · · · · ·	Study the superc	omputer archited	tures	
component:	<b>v</b> 1	1		
	UN	IT – IV		8 Hours
Machine Learning in I	Physical Verifica	ation, Mask Syn	thesis, and Physical Design	
Introduction, Machine I	Learning in Physi	cal Verification,	Machine Learning in Physic	al Design
Machine Learning-Ba	sed Aging Analy	sis: Introduction	, Negative Bias Temperature	e Instability,
			ation Analysis and Prediction	
Runtime Stress Monitor				
<b>Text 2:•</b> 4.1, 4.2, 4.4				
Self-study	Study the Machi	ne Learning App	lications in VLSI routing.	
component:				



	UNIT – V		8 Hours							
Extrer	ne Statistics in Memories: Cell Failure Probability: An Ex	treme Statistic								
and ma	•		,							
	tatistical Analysis Using Machine Learning: Introduction	: Logistic Reg	ression-Based							
	ance Sampling Methodology for Statistical Analysis of Mer									
	f-the-Art Fin FET SRAM Design	<b>,</b>	11							
Text 2	<b>2:•</b> 10.1, 10.2, 10.4, 11.1,11.5									
Self-st	udy Study the Machine Learning regression tech	hniques and sa	ampling							
compo	nent: algorithms.	-								
Cour	se Outcomes: On completion of this course, students are ab	ole to:								
COs	<b>Course Outcomes</b> with <i>Action verbs</i> for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL							
C01	Use the mathematical knowledge for understanding the Understand and Apply F									
	Select the appropriate architecture for Neutral NetworkApplyImplementation.Implementation									
CO3	Analyze the requirement of hardware in Machine Leaning applications.	PO2(L3)								
CO4	Analyze the verification and physical design problem and Apply AI algorithms to solve the problem.	Analyze	PO1(L2), PO2(L3)							
CO5	Analysis and application of AI in Memory Design, Implementation of neural network application using Python.	Create	PO2(L2), PO3(L3),PO5(L2), PO9(L2)							
Text B	ook(s):									
	Albert Chun Chen Liu, Oscar Ming Kin Law,"Artificial In		ardware Design:							
	Challenges and Solutions", IEEE Press, Wiley, ISBN: 978									
	Ibrahim(Abe)M.Elfadel,DuaneS.Boning, Xin_Li, "Machin	e Learning in	VLSI Computer-							
	Aided Design",Springer, ISBN 978-3-030-04665-1									
	nce Book(s):		, , , , , , , , , , , , , , , , , , ,							
1.	Stuart J. Russell and Peter Norvig, "Artificial Intelligenc	e :A Modern	Approach",							
2	Prentice Hall,4th Edition,1995.		• • •							
2.	Sandeep Saini, Kusum Lata, and G.R. Sinha, "VLSI And I Using Modern Machine Learning Methods", CRC Press									
	9 (hbk) ISBN: 978-1-032-06172-6 (pbk) ISBN: 978-1-003	,								
	10.1201/9781003201038	-20103-0 (CDK								
Web a	nd Video link(s):									
	https://www.youtube.com/watch?v=aircAruvnKk									
	https://www.youtube.com/watch?v=aircAruvnKk									
	https://www.youtube.com/watch?v=pMKuULBKxXY									



E-Books/Resources:

https://www.google.co.in/books/edition/AI_and_Machine_Learning_for_Coders/gw4CEAAA QBAJ?hl=en&gbpv=1&dq=books+on+ai+and+ml&printsec=frontcover

https://www.google.co.in/books/edition/Machine_Learning_and_Artificial_Intellig/ybyxDwA AQBAJ?hl=en&gbpv=1&dq=books+on+ai+and+ml&printsec=frontcover

https://www.google.co.in/books/edition/Artificial_Intelligence_and_Machine_Lear/IW5_DwA AQBAJ?hl=en&gbpv=1&dq=books+on+ai+and+ml&printsec=frontcover

https://www.google.co.in/books/edition/Deep_Learning/omivDQAAQBAJ?hl=en&gbpv=1&d q=books+on+deep+learning&printsec=frontcover

https://www.google.co.in/books/edition/Neural_Networks_and_Deep_Learning/achqDwAAQ BAJ?hl=en&gbpv=1&dq=books+on+deep+learning&printsec=frontcover_

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	2												2	
#2	3												3	
#3		3												3
#4	2	3											2	3
#5		2	3		2				2					2



		rowaves and An		
[As p		Credit System ( SEMESTER –	CBCS) & OBE Scheme] VI	
Course Code:		P21EC604	Credits:	04
<b>Teaching Hours/Wee</b>	k (L:T:P):	3:0:2	CIE Marks:	50
<b>Total Theory Teachin</b>	ig Hours:	40	SEE Marks:	50
<b>Total Laboratory Ho</b>		24		
<ul><li>planar transmission</li><li>2. Discuss the working</li><li>3. Explain the concepts</li><li>4. Discuss the field due</li></ul>	nowledge of Mi lines. 5 of Microwave a 5 of types of ante e to dipole anteni	crowave transm totive and passive enna and parameten na and array of a	ission lines, Rectangular e devices. ters of antenna. ntenna.	-
	ire and working	of helical, log-	periodic and micro strip	antennas and its
Design procedure.	TIN	NIT – I		<b>9 H</b> anna
Microwaya Transmiss			ssion lines equations, Ch	8 Hours
<b>I I</b> '	ngular waveguide	es, TE and TM w	nts, Standing waves, Plan vave solutions, dominant	
Self-study	1. Smith Ch			
component:	2. MIC Mar	nufacturing, Mic	rowave radiation hazards	<b>.</b>
Practical Topics:			cy, guide wavelength, pov	ver, VSWR and
(3 Hours)		on in a microway	ve test bench.	
		II – II		8 Hours
shifter, reciprocal and ne (excluding E-Plane Tee <b>Microwave Solid State</b>	on-reciprocal pha & H-Plane Tee). <b>Devices</b> : Transf	ase shifter, Hybr Ferred electron de	s - Precision phase shifter id or magic Tee, Applica evices (TED) - Gunn dioc Funnel diodes- equivalen	tion of Magic –T les, modes of
diode Amplifiers, and T			•	
Text 1: 6.4.14, 6.4.15, 6			.3, 10.5, 10.5.1, 10.5.2, 1	
Self-study			evices (ATTD)-IMPATT	
component:		-	er Dividers and Microstri	ip Ring
	Resonato		1. 1	
Practical Topics:		-	ng and isolation character	ristics of a
(9 Hours)	2. Measure micro–s	strip 3dB power	division and isolation cha	
			tion of dielectric constant	
		IT – III	· · · ·	8 Hours
antennas, Radiation Me Fundamental Paramet	chanism – Single ers of Antennas	e wire, Two-Wire : Introduction, F	ro-strip, Array, Reflector es and Dipole. Radiation Pattern – Isotroj on Pattern Lobes, Field R	pic, Directional,



and Standian Dadiati	on Domaity Dediction Interactive Dia	ativity Cain	Antonno							
	on Power Density, Radiation Intensity, Dire r Beamwidth, Beam Efficiency.	ectivity, Gain,	Antenna							
5,	1.3.1, 1.3.2, 1.3.3), 2.1 to 2.5, 2.7 to 2.10.									
Self-study	1. Bandwidth and Radiation efficience	ev of antenna								
component:	2. Friis Transmission Equation and R	•	uation.							
Practical Topics:	1. Plot the Radiation pattern and mea									
(3Hours)	antenna.		5 1							
	UNIT – IV		8 Hours							
Linear Wire Antenna	s: Introduction, Infinitesimal Dipole – Rad	iated Fields, Po	ower density and							
	Radian Distance and Sphere, Near-field, Inte	ermediate and l	Far – field region,							
Directivity.										
÷	oduction, Two- Element Array, N-Element	•								
	g-Broadside array, ordinary End fire array a	ind Phased arra	ay.							
Text 2: 4.1, 4.2, 6.1, 6	1. N element linear array: Directivity									
Self-study component:	2. Planar Array: Array Factor, Beam		vity							
Practical Topics:	1. Design and Simulate Dipole anten		•							
(2Hours)	Radiation pattern, Directivity and	U								
()	$\frac{1}{1}$		8 Hours							
Broadband Antennas	: Helical Antenna- Design Concepts, Log-p	periodic Anten								
wire surfaces and dipo	• • •		nus prunur una							
-	Introduction- Basic Characteristics, Feedi	ng Methods, R	ectangular Patch -							
Transmission line mod		0	C							
Text 2: 10.3, 10.3.1, 1	1.4, 11.4.1, 11.4.2, 14.1, 14.2, 14.2.1.									
Self-study	3. Log periodic dipole array – Design	Concepts.								
component:	4. Yagi-Uda& circular patch Antenna-	- Design Conc	epts.							
Practical Topics:	1. Plot the Radiation pattern and measu	re the Directiv	vity of Micro strip-							
-	Rectangular Patch antenna.									
(7 Hours)	2. Design and Simulate Microstrip rect	angular patch	antenna using							
	Matlaband Plot the Radiation pattern	0 1	e							
	graph.	.,								
	5. Measurement of Pitch angle alpha (	in degrees) A	xial ratio							
	(AR),HPBW (in degrees) and Direct	-								
	dB)of Helical Antenna using Matla	•								
Course Outcomes: (	On completion of this course, students are al									
			Program							
Course Oute	mas with Action works for the Course	Bloom's	Outcome							
COs       Course Outcomes with Action verbs for the Course topics       Bloom's Taxonomy Level       Addressed (PO # with BTL										
CO1 Discuss the pro	perties of transmission lines, microwave	Understand	<b>PO1</b> (L2)							
-	cameters of antennas and field due to	and Apply	- ( )							
antenna.		11.7								
	vorking and performance of microwave	Apply	<b>PO1</b> (L3)							
_	wave transmission lines, different types of									
antennas and an	ntenna arrays.									



	<b>Examine</b> the working and performance of microwave	Analyze	PO1(L1),
	transmission lines, devices, antenna and antenna arrays.		<b>PO2</b> (L3)
<b>CO4</b>	Design the helical ,Log-periodic dipole antenna and micro	Create	PO2(L2),
	strip antennas		<b>PO3</b> (L4)
Fext B	book(s):		
1.	"Microwave Engineering", Annapurna Das, Sisir K Das, 2	2 nd edition-20	09, T.M.H, ISBN
	(13): 978-0-07-066738-9. ISBN (10): 0-07-066738-1.		
2.	"Antenna Theory Analysis and Design", C. A. Balanis, 2	nd edition $-20$	01, John Wiley,
	ISBN: 9971-51-233-5.		-
Refere	ence Book(s):		
1.	"Microwave engineering", David M Pozar, 2 nd edition –	2004, John W	iley, ISBN:
	9780470631553.		•
2.	"Foundations for Microwave Engineering", Robert E C	ollin, 2 nd editi	on – 2009, John
	Wiley & Sons Inc (Sea) Pte Ltd, ISBN: 9788126515288.		
3.	"Microwave Devices and Circuits", Samuel Y Liao, 3rd e	edition – 2004	, ISBN:
	9780135846810.		
4.	"Antennas for all Applications", John D Kraus, Ronald .	J Marheka, Al	nmad s Khan, 3 rd
	edition- 2006, T.M.H, ISBN:9780070601857.	,	,
Neb a	nd Video link(s):		
	NPTEL course: "Antennas", by Prof. Girish Kumar, IIT I	Bombay.	
1.	https://nptel.ac.in/noc/courses/noc17/SEM1/noc17-ee03/		
1.	$\pi \pi \beta \beta \beta \beta \gamma \beta $		
	ks/Resources:	ute-of	
			e-

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	2												2	
#2	3												3	
#3	2	3											2	3
#4		2	3											2



	0	non Flootivos	п	
	-	pen Electives - ronic Instrumer		
[Δς η			CBCS) & OBE Scheme]	
[As b		SEMESTER – V		
Course Code:		P21EC6051	Credits:	03
Teaching Hours/Wee	k (I •T•P)•	3:0:0	CIE Marks:	50
Total Theory Teaching		40	SEE Marks:	50
	8	40		50
Course Learning Object	lives			
This course aims to	of signal and diti	aning and data as	anisition anatom	
1. Discuss the concepts				
2. Explain the different	• 1		nent errors	
3. Differentiate between				
4. Analyze different typ 5. Analyze the operation	U		igital instruments	
6. Describe the operation				
0. Describe the operation		NIT – I	i its applications.	8 Hours
Qualities of Massuran			Characteristics, Static Cl	
-			Error, Dynamic Characte	
	• 1		r as a DC Voltmeter, DC	
			ading, AC Voltmeter	
			r Using Full Wave Rect	
Responding Voltmeter,			1 Using Full wave Reel	inci, i cak
Text 1: 1.1 to 1.7, 4.1 to				
Self-study			facture standard voltmet	ers and
component:	-		their salient features.	
component.	-	IT – II	then suitent reatures.	8 Hours
Digital Voltmeters: Int			al Slope Integrating Typ	
			s of ADC, Successive A	
			Digital Frequency Meter	
Measurement of Time,				
Text 1: 5.1 to 5.6, 5.11,		,	,	
Self-study		practical applicat	ions of digital Instrumer	nts
component:			to measure light inten	
-	0	approach)	e	2 <
	<u> </u>	IT – III		8 Hours
Transducers: Introduce	tion, Electrical Tr	ransducer, Select	ing a Transducer, Resist	
			Thermometer, Thermist	
		-	able Differential Transd	
Electrical Transducer.	-			
Text 1: 13.1 to 13.11 an	d 13.15.			
Self-study	1. List out	few electronic ar	nd fiber optic sensors w	hich work
component:		incipal of Transd		
			ne using single strain ga	age (Block
	diagram	approach)		



		UNIT – IV		8 Hours						
Signal	<b>Conditioning:</b>	Introduction, operational amplifier, basic in	strumentation	amplifier,						
Applic	ations of instrun	nentation amplifiers, chopped and modulate	d DC amplifie	er. Recorders:						
Introdu	ction, strip char	t recorder, galvanometer type recorder, null	type recorder	, circular chart						
recorde	er, X-Y recorder									
Text 1:	: 14.1 to 14.5, 12	2.1 to 12.6								
Self-s	study	Design an op-amp which amplifies every s	signal by a fac	tor of 2.5 using						
comp	onent:	any simulator tool ((Multisim, LTspiceetc)	)							
		UNIT – V		8 Hours						
Data A	Acquisition Syst	em (DAS): Introduction, Objective of a DA	AS, Signal Cor	nditioning of the						
Inputs,	Single Channel	Data Acquisition System, Multi-Channel D	OAS, Compute	er Based DAS,						
Digital	to Analog and A	Analog to Digital Converters, Data Loggers	, Sensors Base	ed Computer Data						
System										
Text 1:	: 17.1 to 17.9									
Self-st	udy	1. Gather information about data acc	quisition syste	ems and its						
compo	onent:	uses in fiber optic receivers								
		2. Simulate an ADC and DAC using	any simulator	: (Multisim,						
		LTspiceetc.)								
Cour	se Outcomes: C	In completion of this course, students are ab	ole to:							
				Program						
				Outcome						
COs	Course Outco	mes with Action verbs for the Course	Bloom's							
COS	S topics Addressed									
			Level	with BTL						
CO1	Apply the know	ledge of basic electrical engineering in	Understand	PO1 (L2)						
001		basic principles of data acquisition system,	and Apply							
		ems, transducers, instrumentation amplifier								
	and recorders	······; ······························								
<b>CO2</b>		ate measuring techniques in measuring	Apply	PO1 (L3)						
001		nechanical parameters	<b>PP</b> -J	101(20)						
CO2		termine various measuring errors and	Apply	PO1 (L3),						
COS		le parameters in measuring instruments	pp-y	101(20),						
CO4		rking principle of various electronic	Analyze	PO2(L3)						
CO4	measuring instr		111111920	102(20)						
COS		n for the desired specification in electronic	Create	PO2(L2),						
05	instrumentation			PO3 (L3)						
Text B	Book(s):			1 00 (20)						
		strumentation", H. S. Kalsi,3 rd edition, Mc	Graw Hill, 20	10						
		-070206-6 ISBN: 0-07-070206-3	01411 1111, 20							
Poforo	ence Book(s):									
		strumentation and Measurements", Da	vid & Rall	3rd edition						
1.		sity Press, 2015. ISBN:978-0-19-5669614-1								
r		etronic Instrumentation and Measuring		" Cooper						
۷.		ice Hall of India.	s rechniques	, cooper,						
	HEILICK, FICH	ice mail of mula.								



CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	2												2	
#2	3												3	
#3	3												3	
#4		3												3
#5		2	3											2



		uction to Embedd	•	
[As po	er Choice Base	-	CBCS) & OBE Scheme]	
		SEMESTER – V		
Course Code:		P21EC6052	Credits:	03
<b>Teaching Hours/Weel</b>		3:0:0	CIE Marks:	50
<b>Total Theory Teachin</b>	g Hours:	40	SEE Marks:	50
<ol> <li>Describe the cha</li> <li>Provide the know</li> </ol>	vledge about b epts of typical racteristics and vledge of softw cepts of real ti	asic concepts of en embedded systems d quality attributes ware hardware co-c	nbedded systems. and its applications. of embedded systems.	8 Hours
General Computing Sys Major Application Area Devices-The Innovative	Ided Systems: tems, History of s of Embedded Bonding of L d System: Cor ce, Embedded	What is an Embed of Embedded Syste d Systems, Purpose ifestyle with Embe e of the Embedded	System, Memory, Sensors	stem vs. dded Systems, earable
Self-study		and understand the	working operation of the fo	llowing input
component:	devices (iii) Hu 2. Study t	s: (i) IR proximity a midity sensor.	sensor (ii) Temperature sens	sor
		JNIT – II		8 Hours
system, Quality attribute Embedded Systems- A	es of embedded pplication and	d systems. <b>d Domain Specific</b>	Systems: Characteristics of : Washing Machine – Appl	ication-
		-	fic Examples of Embedded	•
	omputational N	Aodels in Embedde	<b>g</b> : Fundamental Issues in H d Design, Introduction to U ffs.	
Text 1:3.1, 3.2, 4.1, 4.2				
Self-study component:	2. Write for des closed)	the state diagram t signing a door syst ).	at UML has been used. hat shows how UML can be that can only be open	ed and
		NIT – III		8 Hours
1 0 0	s, Types of Op Iltitasking, Tas .7, 10.9 1. Unders	berating Systems, T sk Scheduling, Tasl stand the basics of I	ad System Design: Tasks, Process and Threads, Communication (Excludin Real time operating systems and application to satisfy	
component.	threads	s are created with	normal priority ii) Thread or 50 msec and then quits.	



# **P.E.S. College of Engineering, Mandya** Department of Electronics & Communication Engineering

		UNIT – IV		8 Hours								
Embed	ded Firmware	Design and Development: Embedded Firm	nware Design									
		evelopment Languages	-									
The En	nbedded Systen	n Development Environment: The Integra	ated Developn	nent								
		es of Files Generated on Cross compilatio		± ·								
		nd Debugging, Target Hardware Debugging	ng, Boundary	Scan.								
		xcluding sub articles), 13.2 to13.6										
Self-st	•	1. List different IDE tools used for th	e developmen	t of embedded								
compo	onent:	systems with proper examples.		1.0								
		2. Understand the concept of software	e for Embedde									
		UNIT – V		8 Hours								
		ct Development Life Cycle (EDLC): Wh		hy EDLC,								
		ifferent phases of EDLC, EDLC Approach		20 h a h h a d a								
		ed Industry: Processor Trends in Embedd										
	15.1 to 15.5, 16.	anguage Trends, Open Standards, Framew	orks and Ama	nces, bottlenecks.								
Self-stu	,	1. Discuss the recent key trends used i	n embedded ar	veteme market								
compo	•	2. Understand the different categories	•	ystems market.								
-		n completion of this course, students are ab										
Cours	e outcomes. Of	recompletion of this course, students are at		1								
				Program								
	Course Outcou	mes with Action verbs for the Course	Bloom's	Outcome								
COs	s Course Outcomes with Action verbs for the Course Bloom's Taxonomy Addressed (PO #)											
	topics Taxonomy Level Addressed (PO #)											
CO1	A nnly the know	ledge of Microcontrollers to understand	Understand	PO1 (L2)								
		concepts of Embedded systems.	and Apply	101 (L2)								
CO2		ferent issues involved in embedded		PO1,PO2								
02	•	ment using real time operating systems.	Analyze	(L2,L3)								
CO3		nt trends and overview in the Design of		PO3 (L2)								
005	Embedded syst		Evaluate	105 (12)								
CO4		bedded systems applications for a given		PO3(L3)								
001		sing high level and assembly level	Create									
	language.		Create									
Text B	00		I									
		Embedded Systems" Shibu K V, Second	l edition, Tata									
Ν	AcGraw Hill Ed	ucation Private Limited, 2009, 2 nd Edition,	ISBN (13): 9	78-								
	0-07-014589-4.											
	nce Book(s):											
1.	"Embedded Sy	stems – A Contemporary Design Tool" J	ames K Pecko	l, John Weily,								
	2008.											
		stems Design: An Introduction to Proces	sses, Tools, an	dTechniques " by								
	Arnold S. Berge	r ISBN: 1578200733 CMP Books © 2002										
Web ar	nd Video link(s)	:										
		• .org/learn/embedded-systems										
	-	itube.com/watch?v=KfFBEBN5UHU										
I	1											



#### E-Books/Resources:

- 1. https://www.electronicsforu.com/special/cool-stuff-misc/eight-free-ebooks-embeddedsystems
- 2. <u>https://link.springer.com/book/10.1007/978-3-030-60910-8</u>

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3												3	
#2	2	3											2	3
#3			2											
#4			3											



**Introduction to Image Processing** [As per Choice Based Credit System (CBCS) & OBE Scheme] **SEMESTER – VI** P21EC6053 **Course Code: Credits:** 03 **Teaching Hours/Week (L:T:P):** 3:0:0 **CIE Marks:** 50 **Total Theory Teaching Hours:** 40 50 **SEE Marks: Course Learning Objectives:** This course will enable the students to: 1. Understand the fundamentals of digital image processing 2. Understand the image enhancement techniques used in digital image processing 3. Understand the image restoration techniques and methods used in digital image processing 4. Understand the Morphological Operations and Segmentation used in digital image processing UNIT – I 8 Hours **Digital Image Fundamentals:** What is Digital Image Processing?, Fundamental Steps in Digital Image Processing, Components of an Image Processing System, Elements of Visual Perception, Image Sampling and Quantization. **Text 1:** 1.1, 1.4, 1.5, 2.1, 2.2, 2.4 Self-study Prepare a report on basic relationships between pixels of an image component: UNIT – II 8 Hours Spatial Domain: Some Basic Intensity Transformation Functions, Histogram Processing. **Text 1:** 3.1-3.3 Self-study Comprehend the local Histogram Processing techniques component: UNIT – III 8 Hours **Spatial Filters**: Fundamentals of Spatial Filtering, Smoothing Spatial Filters. **Restoration:** A model of the image Degradation/Restoration Process, Noise models. **Text 1:** 3.4 - 3.5, 5.1- 5.2 Develop an algorithm to add various intensity levels of salt and pepper Self-study noise to an image and remove. component: UNIT – IV 8 Hours Segmentation: Fundamentals, Point, Line, and Edge Detection, Thresholding, Region Based Segmentation. A case study on impulse noise and Morphological Image Processing. (Refer, Ref1 and Ref2) Text 1: 10.1, 10.2.1 - 10.2.5, 10.3-10.3.2, 10.4. Self-study Develop an algorithm to show dilation and erosion of an image. component: UNIT - V8 Hours Morphological Image Processing: Preliminaries, Erosion and Dilation, Opening and Closing, the Hit-or-Miss Transforms, Some Basic Morphological Algorithms. Color Image Processing: Color Fundamentals, Color Models. A case study on Enhancement of Images using image processing methods. (Refer: Ref-3). **Text 1:**9.5.1, 9.5.5, 9.5.6, 6.1-6.2. Self-study Develop an algorithm to convert colors of an image from RGB to HIS and component: vice versa.



Cours	se Outcomes: On completion of this course, students are ab	ole to:	
COs	<b>Course Outcomes</b> with <i>Action verbs</i> for the Course topics	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
CO1	Apply basic mathematical and signal processing knowledge to understand different image processing stages/components.	Apply	PO1[L1]
	Examine various types of images, intensity transformations and spatial filtering.	Analyse	PO2[L2]
	Evaluate the techniques for image enhancement, segmentation and image restoration in the spatial domain.	Evaluate	PO3[L2]
	Identify the different causes for image degradation and overview of image restoration techniques.	Understand	PO1 [L2]
	Analyze the different feature extraction techniques for image analysis and recognition.	Analyse	PO2 [L4]
Text B	ook(s):		
1.	Digital Image Processing- Rafael C Gonzalez and Richard Edition 2010. Ref-1: A Case Study of Impulse Noise Reduction Using M Processing with Structuring Elements by V. Elamara et.al., Scientific Research / DOI: 10.3923/ ajsr.2015.291.303 Ref-2: Image Analysis Using Mathematical Morphology b al., IEEE Transactions on Pattern Analysis and Machine Im PAMI-9, Issue: 4, July 1987, DOI: 10.1109/TPAMI.1987.4 Ref-3: Enhancement of Images using Morphological Trans K.Sreedhar and B.Panlal International Journal of Compute Technology (IJCSIT) Vol 4, No 1, Feb 2012.	lorphological I , Asian Journ y Robert M. H htelligence, Vo 4767941. sformations by	mage al of laralicket. lume:
	nce Book(s):		
	<b>Digital Image Processing-</b> S.Jayaraman, S.Esak TataMcGraw Hill 2014. <b>Fundamentals of Digital Image Processing-</b> A. K. Jain, P	5	/eerakumar,

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3												3	
#2		2												2
#3		2												2
#4	2												2	
#5		3												3



	Au	tomotive Electro	onics	
[As po	er Choice Based		CBCS) & OBE Scheme]	
Course Code:		P21EC6054	Credits:	03
<b>Teaching Hours/Weel</b>	k (L:T:P):	3:0:0	CIE Marks:	50
Total Theory Teachin		40	SEE Marks:	50
<ul> <li>Course Learning Obje</li> <li>1. To understand th</li> <li>2. To learn and und automotive.</li> <li>3. To learn and und automotive elect</li> <li>4. To learn and und</li> <li>5. To learn and und</li> <li>6. To learn and und</li> <li>6. To learn and und</li> </ul>	ctives: This cou le concepts of A lerstand the varie lerstand principl ronics systems. lerstand various lerstand the varie lerstand the mod UI ew, Vehicle syste : - Operating co	rse will enable th utomotive Electro ous application of es and application control systems i ous communication lern advanced tection NIT – I em architecture. nditions, Design,	e students to: onics and its evolution an f electronics systems and ns of sensors and actuator n automotive. on protocols in automotiv hnologies and trends in a	id trends. ECU in rs in ve. utomotive. 8 Hours
Text 1 Self-study component:	2. Study of .		al of Automotive. Porking in different Appli	ication. 8 Hours
Control mechanisms. Automotive networkin	<b>g: -</b> Cross-systen tions in the vehic	n functions, Requ cle, Coupling of 1	etwork organization, OSI irements for bus systems networks, Examples of ne	s, Classification
Self-study	1 Study of	Rasic working of	electronic engine	
component:	•	0	erent types of electronic i	gnition
Pononio		IT – III		8 Hours
Automotive sensors: - Sensor classification, M Overview and selection	, Bluetooth, MO Basics and overv ain requirements of sensor techno	ST bus, TTP/C, I view, Automotive s, trends, Overvie ologies.	Flex Ray, Diagnosis inter applications, Features of w of the physical effects Central locking system, La	faces. f vehicle sensors for sensors,
Self-study	1. Angular I	Rate Sensor and H	Flex-Fuel Sensor.	
component:	0	ve Engine Contro		
		IT – IV		8 Hours
Automated Shift Transn	nission AST, Co ECUs for Electr	ntrol of Automation onic Transmissio	nent, Market Trends, Co ic Transmissions, Contro n Control, Thermo-Mana	l of Continuously



A (*1			. 1 1	
		tem (ABS): - System overview, Requirement	nts placed on	ABS, Dynamics of
	ed wheel, ABS co	ontrol loop, Typical control cycles.		
Text 1	4 J	1 States f Design Engine segue		
Self-s		1. Study of Design Engine control syst	tem.	
comp	onent:	2. Study of Program control units.		0.11
		UNIT – V		8 Hours
		trol (EDC): - System overview, Common-1	•	1 0
	•	or commercial vehicles, Data processing, Fu passenger-car diesel engines, Torque-contr	0	
		stems, Serial data transmission (CAN)	oned EDC sys	stems, Data
		ctions, Sensotronic brake control (SBC): -	Overview St	andard function
		urpose and function, Design, Method of op		
		ose, Design, Method of operation, Safety co		ts of active
	g for the driver.	ose, Design, Method of operation, Surety et	neept, Benen	
Text 1	5 101 010 011 011			
Self-st	udv	1. Study of Electronic Control System I	Diagnostics.	
compo	•	2. Study of Lane Departure Monitor and	-	re Monitoring
-		System.	5	U
Cours	se Outcomes: O	n completion of this course, students are ab	le to:	
COs	Course Outco topics	mes with Action verbs for the Course	Bloom's Taxonomy Level	Program Outcome Addressed (PO #) with BTL
		overview of automotive components, l basics of Electronic Engine Control notive industry	Understand and Apply	PO1(L2)
CO2	Apply available various electron automotive syst	e automotive sensors and actuators in ic control systems while designing em design	Apply	PO1(L3)
	systems and cor	working of various modules in automotive nmunication protocolsof interfacing nics components, systems and mechanical	Analyze	PO1(L2), PO2(L3)
		ferent automotive control systems and Systems	Analyze	PO1(L2), PO2(L3)
	ook(s):			
	<b>Systems,Electro</b> 3-658-03975-2(e	chatronics Automotive Networking, Driv onics. Spinger vieweg.ISBN 978-3-658-039 Book) DOI 10.1007/978-3-658-03975-2 Li ol Number: 2014946887	974-5 ISBN 9	78-
	nce Book(s):			
1	Automotive Ele	ctronics Design Fundamentals – Nazamu SN: 978-3-319-17584-3.	iz Zaman, 20	015, Springer
	nd Video link(s			
		ctronics- <u>https://youtu.be/BOP8qLQzhDc</u>		
		Automotive System- <u>https://youtu.be/hs7b/</u>	ABMtOMI	
		s – Design & Development- <u>https://youtu.be/iis/ba</u>		W
5.		5 Design & Development- <u>intps.//youtu.be</u>		<u>v v</u>



### **E-Books/Resources:**

- 1. <u>https://www.elsevier.com/books/understanding-automotive-electronics/ribbens/978-0-</u> <u>12-810434-7</u>
- 2. <u>https://www.academia.edu/42742205/Bosch_Professional_Automotive_Information</u>

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	2												2	
#2	3												3	
#3	2	3											2	3
#4	2	3											2	3



	nd Digital VLSI Design Labo ased Credit System (CBCS) &	÷	
	SEMESTER – VI		01
Course Code:	P21ECL606	Credits:	01
Teaching Hours/Week (L:T:P):	0-0-2	CIE Marks:	50
Contact Period:	Lab: 2 Hrs., Exam: 2 Hrs.	SEE Marks:	50
	urse Learning Objectives (Cl	LOs)	
This course aims to:			1
1. Explore the CAD tool and un		<b>U U</b>	cle.
2. Learn DRC, LVS and Parasit		-	
3. Design and simulate the varie	-		iigher
	ifiers using design abstraction	-	
4. Design and simulate the varie			ngner
5. Understand simulation and sy	registers using design abstracti	on concepts	
6. Analyze the ASIC Design flo			
7. RTL Design, simulate and ve			
Course Content			
	Part A: Digital VLSI Design		
ASIC-Digital Design / FPGA	8		
the following experiments inv	8		
verification for logical equiva			
1. Develop Verilog Code f			
	or Universal Shift Register.		
3. Develop Verilog Code f			
	or Radix-4 Booth Multiplier.		
5. Develop Verilog Code f			
6. Develop Verilog code fo			
	B. Analog VLSI Design		
Analog Design Flow:			
Perform the following steps	for experiments listed below:		
Steeps			
	and verify the following: DC A	•	Analysis.
•	verify the DRC, ERC, and ch	eck for LVS.	
3. RC extraction			
Experiments			
e	NOR gate with given specific		
	amplifiers in different topolog	gies, for the given	
specification			
> Common sour	*		
> Common Drai	-		
3. Design an OPAMP f	or given specifications using D	Differential Amplifie	r.
<b>Open Ended Experiments:</b>			
	cell for Analog multiplication		



## **Course Outcomes**

CO #	Course Outcome	Bloom's Taxonomy Level	Level indicator Program Outcome
CO1	<b>Apply</b> the knowledge of the digital system to design of the schematic and layout in cadence tools.		PO1 ( L1)
CO2	<b>Interpret</b> the outcome of DC Analysis, AC Analysis and Transient Analysis in analog circuits.		PO4, PO9 (L4)
CO3	<b>Design</b> and <b>simulate</b> basic CMOS circuits like inverter, common source amplifier and differential amplifiers.		PO3, PO5, PO8,(L5)
CO4	Analysis of the design for power, timing and area.		PO2, PO5 (L4)
CO5	<b>Develop</b> 4/8-bit Carry Ripple Adder, Carry Look Ahead adder and Booth Multiplication using Verilog code.		PO3, PO5, PO7, (L5)

# **Course Articulation Matrix (CAM)**

СО	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
#1	3												3	
#2				2					3					
#3			2		3			2						
#4		3			3									3
#5			2		3		2							